

## PIC32MX534/564/664/764 Family Silicon Errata and Data Sheet Clarification

The PIC32MX534/564/664/764 family devices that you have received conform functionally to the current Device Data Sheet (DS60001156H), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC32MX534/564/664/764 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A2).

Data Sheet clarifications and corrections start on page 10, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB<sup>®</sup> IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- 1. Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- Based on the version of MPLAB IDE you are using, do one of the following:
  - a) For MPLAB IDE 8, select <u>Programmer ></u> Reconnect.
  - b) For MPLAB X IDE, select <u>Window > Dashboard</u>, and then click the **Refresh Debug Tool Status** icon ( ).
- Depending on the development tool used, the part number and the Device and Revision ID values appear in the **Output** window.

**Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The Device and Revision ID values for the various PIC32MX534/564/664/764 silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Don't Normals on	Device ID <sup>(1)</sup>	Revision II	D for Silicon	Revision <sup>(2)</sup>
Part Number	Device ID(1)	A0	A1	A2
PIC32MX534F064H	0x4400053			
PIC32MX564F064H	0x4401053			
PIC32MX564F128H	0x4403053			
PIC32MX664F064H	0x4405053			
PIC32MX664F128H	0x4407053			
PIC32MX764F128H	0x440B053	0.40	0.4	0x2
PIC32MX534F064L	0x440C053	0x0	0x1	UXZ
PIC32MX564F064L	0x440D053			
PIC32MX564F128L	0x440F053			
PIC32MX664F064L	0x4411053			
PIC32MX664F128L	0x4413053			
PIC32MX764F128L	0x4417053			

- **Note 1:** The Device and Revision IDs (DEVID and DEVREV) are located at the last two implemented addresses in program memory.
  - **2:** Refer to the "PIC32MX Flash Programming Specification" (DS61145) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item #	Issue Summary		ffecte	
		#		Α0	<b>A</b> 1	A2
JTAG	_	1.	On 64-pin devices the TMS pin requires an external pullup.	Х	Х	Х
CAN	_	2.	The TXBAT bit status may be incorrect after an abort.	Χ	Χ	Х
SPI	Slave Mode	3.	The SPIBUSY status is incorrect after an aborted transfer.	Х	Х	Х
SPI	Slave Mode	4.	A wake-up interrupt may not be clearable.	Χ	Х	Х
SPI	Frame Mode	5.	Recovery from an underrun requires multiple SPI clock periods.	Х	Х	Х
SPI	_	6.	Byte writes to the SPISTAT register are not decoded correctly.	Х	Х	Х
UART	_	7.	The TRMT bit is asserted before the transmission is complete.	Х	Х	Х
UART	UART IrDA® with BCLK 8. TX data is corrupted when BRG values greater than 0x200 are used.		Х	Х	Х	
UART	UART IrDA 9. The IrDA minimum bit time is not detected at rates.		The IrDA minimum bit time is not detected at all baud rates.	Х	Х	Х
UART UART Receive Buffer Overrun Error Status  10. OERR bit does not get cleared on a modu		OERR bit does not get cleared on a module Reset.	Х	Х	Х	
ADC	Conversion Trigger from INT0 Interrupt  11. The ADC module conversion triggers occur on the rising edge of the INT0 signal even when INT0 is configured to			Х	Х	Х
JTAG	Boundary Scan	12.	Pin 100 on 100-pin packages and pin A1 on 121-pin packages do not respond to boundary scan commands.	Х	Х	Х
Oscillator	Clock Switch	13.	Clock switch may not work if Cache is disabled and Prefetch is enabled.	Х	Х	Х
DMA	Suspend Status	14.	The DMABUSY status bit may not reflect the correct status if the DMA module is suspended.	Х	Х	Х
Voltage Regulator	BOR	15.	Device may not exit BOR state if BOR event occurs.	Х	Х	
USB	OTG Mode	16.	When the USB model is configured for OTG operation, it may not properly recognize all required OTG voltage levels on VBUS pin.	Х	Х	Х
Oscillator	Clock Switch  17. If a Fail-Safe Clock Monitor (FSCM) event occurs Primary Oscillator (Posc) mode is used, firmware		If a Fail-Safe Clock Monitor (FSCM) event occurs when Primary Oscillator (Posc) mode is used, firmware clock switch requests to switch from FRC mode will fail.	Х	Х	Х
I <sup>2</sup> C	I <sup>2</sup> C Slave Mode 18. The I <sup>2</sup> C module does not respond to address 0x78 who the STRICT and A10M bits are cleared in the I2CxCO register.		Х	Х	Х	
USB	UIDLE Interrupt	19.	UIDLE interrupts cease if the UIDLE interrupt flag is cleared.	Х	Х	Х
CPU	Constant Data Access from Flash	20.	A Data Bus Exception (DBE) may occur if an interrupt is encountered by the CPU while it is accessing constant data from Flash memory.	Х	Х	Х
CPU	Data Write to a Peripheral	21.	A data write operation by the CPU to a peripheral may be repeated if an interrupt occurs during initial write operation.	Х	Х	Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

Module	Feature	Item #	Issue Summary		ffecte	
		#		A0	<b>A1</b>	A2
Oscillator	Clock Out	22.	A clock signal is present on the CLKO pin, regardless of the clock source and setting of the CLKO Enable Configuration bit, during a Power-on Reset (POR) condition.	Х	Х	Х
Input Capture	the exception of Interrupt-only mode, will not work when the CPU enters Idle mode or Sleep mode.		X	Х	X	
USB	followin		The USB bus might not be returned to the J-state following an acknowledgment packet when running low-speed through a hub.	X	Х	Х
Non-5V Tolerant Pins	Pull-ups	25.	Internal pull-up resistors may not guarantee a logical '1' on non-5V tolerant pins when they are configured as digital inputs.	Х	Х	Х
5V Tolerant Pins	Pull-ups	26.	Internal pull-up resistors may not guarantee a logical '1' on 5V tolerant pins when they are configured as digital inputs.	Х	Х	Х
I <sup>2</sup> C	reserved bus addresses may be Acknowle		When the I <sup>2</sup> C module is operating as a Slave, some reserved bus addresses may be Acknowledged (ACKed) when they should be not Acknowledged (NAKed).	Х	Х	Х
UART	Synchronization	28.	On a RX FIFO overflow, shift registers stop receiving data, which causes the UART to lose synchronization.	Х	Х	Х

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.

#### Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A2).

#### 1. Module: JTAG

On 64-pin devices, an external pull-up resistor is required on the TMS pin for proper JTAG.

#### Work around

Connect a 100k-200k pull-up to the TMS pin.

#### **Affected Silicon Revisions**

Α0	<b>A</b> 1	A2			
Χ	Х	Х			

#### 2. Module: CAN

When an abort request occurs concurrently with a successful message transmission, and additional messages remain in the FIFO, these remaining messages are not transmitted and the TXBAT bit does not reflect the abort.

#### Work around

The actual FIFO status can be determined by the FIFO pointers CFIFOCI and CFIFOUA.

#### **Affected Silicon Revisions**

Α0	A1	A2			
Х	Χ	Χ			

#### 3. Module: SPI

In Slave mode with Chip Select (CS) enabled, if the Master deasserts CS before the SPI clock has returned to the Idle state, the SPIBUSY bit will remain set until the next SPI data transfer is completed. The other SPI status bits will reflect the actual status.

#### Work around

None.

#### **Affected Silicon Revisions**

Α0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 4. Module: SPI

In Slave mode when entering Sleep mode after a SPI transfer with SPI interrupts enabled, a false interrupt may be generated waking the device. This interrupt can be cleared; however, entering Sleep may cause the condition to occur again.

#### Work around

Do not use SPI in Slave mode as a wake-up source from Sleep mode.

#### **Affected Silicon Revisions**

A0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 5. Module: SPI

In Frame mode the module is not immediately ready for further transfers after clearing the SPITUR bit. The SPITUR bit will be cleared by hardware before the SPI state machine is prepared for the next operation.

#### Work around

Firmware must wait at least four bit times before writing to the SPI registers after clearing the SPITUR bit.

#### Affected Silicon Revisions

Α0	<b>A</b> 1	A2			
Χ	Χ	Х			

#### 6. Module: SPI

Byte writes to the SPISTAT register are not decoded correctly. A byte write to byte zero of SPISTAT is actually performed on both byte zero and byte one. A byte write to byte one of SPISTAT is ignored.

#### Work around

Only perform word operations on the SPISTAT register.

Α0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 7. Module: UART

The TRMT bit is asserted during the STOP bit generation not after the STOP bit has been sent.

#### Work around

If firmware needs to be aware when the transmission is complete, firmware should add a half bit time delay after the TRMT bit is asserted.

#### **Affected Silicon Revisions**

	Α0	<b>A</b> 1	A2			
I	Χ	Χ	Χ			

#### 8. Module: UART

In IrDA mode with baud clock output enabled, the UART TX data is corrupted when the BRG value is greater than 0x200.

#### Work around

Use the Peripheral Bus (PB) divisor to lower the PB frequency such that the required UART BRG value is less than 0x201.

#### **Affected Silicon Revisions**

A0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 9. Module: UART

The UART module is not fully IrDA compliant. The module does not detect the 1.6 µs minimum bit width at all baud rates as defined in the IrDA specification. The module does detect the 3/16 bit width at all baud rates.

#### Work around

None.

#### Affected Silicon Revisions

Α0	<b>A</b> 1	A2			
Χ	Х	Χ			

#### 10. Module: UART

The OERR bit does not get cleared on a module reset. If the OERR bit is set and the module is disabled, the OERR bit retains its status even after the UART module is reinitialized.

#### Work around

The user software must check this bit in the UART module initialization routine and clear it if it is set.

#### **Affected Silicon Revisions**

A0	<b>A</b> 1	A2			
Χ	Х	Х			

#### 11. Module: ADC

When the ADC module is configured to start conversion on an external interrupt (SSRC<2:0> = 001), the start of conversion always occurs on a rising edge detected at the INTO pin, even when the INTO pin has been configured to generate an interrupt on a falling edge (INTOEP = 0).

#### Work around

Generate ADC conversion triggers on the rising edge of the INT0 signal.

Alternatively, use external circuitry to invert the signal appearing at the INT0 pin, so that a falling edge of the input signal is detected as a rising edge by the INT0 pin.

#### **Affected Silicon Revisions**

A0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 12. Module: JTAG

Pin 100 on 100-pin packages and pin A1 on 121-pin packages do not respond to boundary scan commands.

#### Work around

None.

#### **Affected Silicon Revisions**

A0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 13. Module: Oscillator

Clock switch may not work if Cache is disabled (DCSZ<1:0> = 00 in the CHECON register) and Prefetch is enabled (PREFEN<1:0> not equal '00' in the CHECON register).

#### Work around

Set wait states to a value of 7 (PFMWS<2:0> = 111 in the CHECON register), perform a clock switch, and then set waits states to the desired value.

Α0	<b>A</b> 1	A2			
Χ	Х	Х			

#### 14. Module: DMA

If the DMA module is suspended by setting the DMA Suspend bit (SUSPEND) in the DMA Controller Control register (DMACON), the DMA Module Busy Bit (DMABUSY) in the DMACON register may continue to show a Busy status, when the DMA module completes transaction.

#### Work around

Use the Channel Busy bit (CHBUSY) in the DMA Channel Control Register (DCHxCON) to check the status of the DMA channel.

#### **Affected Silicon Revisions**

Α0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 15. Module: Voltage Regulator

Device may not exit BOR state if BOR event occurs.

#### Work arounds

#### Work around 1:

VDD must remain within published specification (see Parameter DC10 of the device data sheet).

#### Work around 2:

Reset device by providing POR condition.

#### **Affected Silicon Revisions**

A0	<b>A</b> 1	A2			
Х	Х				


#### 16. Module: USB

When the USB model is configured for OTG operation, it may not recognize all required OTG voltage levels on VBUS pin.

#### Work around

Use external comparator circuit to detect OTG specific voltage levels on VBUS pin.

### FIGURE 1: EXTERNAL COMPARATOR SCHEMATIC EXAMPLE



#### **Affected Silicon Revisions**

A0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 17. Module: Oscillator

If the Primary Oscillator (Posc) mode is implemented and a Fail-Safe Clock Monitor (FSCM) event occurs (failure of the external primary clock), the internal clock source will switch to the FRC oscillator. Subsequent firmware clock switch requests from the FRC oscillator to other clock sources will fail and the device will continue to execute on the FRC oscillator. Upon repair of the external clock source and a power-on state, the device will resume operation with the primary oscillator clock source.

#### Work around

None.

A0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 18. Module: I<sup>2</sup>C

The slave address, 0x78, is one of a group of reserved addresses. It is used as the upper byte of a 10-bit address when 10-bit addressing is enabled. The I<sup>2</sup>C module control register allows the programmer to enable both 10-bit addressing and strict enforcement of reserved addressing, with the A10M and STRICT bits, respectively. When both bits are cleared, the device should respond to the reserved address 0x78, but it does not.

#### Work around

None.

#### **Affected Silicon Revisions**

	A0	<b>A</b> 1	A2			
I	Χ	Χ	Χ			

#### 19. Module: USB

If the bus has been idle for more than 3 ms, the UIDLE interrupt flag is set. If software clears the interrupt flag, and the bus remains idle, the UIDLE interrupt flag will not be set again.

#### Work around

Software can leave the UIDLE bit set until it has received some indication of bus resumption. (Resume, Reset, SOF, or Error).

Note:

Resume and Reset are the only interrupts that should be following UIDLE assertion. If the UIDLE bit is set, it should be okay to suspend the USB module (as long as this code is protected by the GUARD and/or ACTPEND logic). This will require software to clear the UIDLE interrupt enable bit to exit the USB ISR (if using interrupt driven code).

#### **Affected Silicon Revisions**

Α0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 20. Module: CPU

When both prefetch and instruction cache are enabled, a Data Bus Exception (DBE) may occur if an interrupt is encountered by the CPU while it is accessing constant data (not instructions) from Flash memory.

#### Work around

To avoid a DBE, use one of the following two solutions:

- Structure application code, such that interrupts are not used while the CPU is accessing data from Flash memory.
- Disable either the Prefetch module or CPU cache functionality as follows (by default both are disabled on a Power-on Reset (POR)):
  - a) To disable the Prefetch module, set the Predictive Prefetch Enable bits, PRE-FEN<1:0>, in the Cache Control Register, CHECON<6:5>, to '00'.
  - b) To disable CPU cache, set the Kseg0 bits, K0<2:0>, in the CP0 Configuration Register, Config<2:0>, to '010'.

Note: Disabling either the cache or Prefetch module will have minimum performance degradation, with a typical application realizing 10 percent or less performance impact.

#### **Affected Silicon Revisions**

A0	<b>A</b> 1	A2			
Χ	Х	Χ			

#### 21. Module: CPU

During normal operation, if a CPU write operation is interrupted by an incoming interrupt, it should be aborted (not completed) and resumed after the interrupt is serviced. However, some of these write operations may not be aborted, resulting in a double write to peripherals by the CPU (the first write during the interrupt and the second write after the interrupt is serviced).

#### Work around

Most peripherals are not affected by this issue, as a double write will not have a negative impact. However, the following communication peripherals will double-send data if their respective transmit buffers are written twice: SPI, I<sup>2</sup>C, UART and PMP. To avoid double transmission of data, utilize DMA to transfer data to these peripherals or disable interrupts while writing to these peripherals.

A0	<b>A</b> 1	A2			
Х	Χ	Χ			

#### 22. Module: Oscillator

A clock signal is present on the CLKO pin, regardless of the clock source and setting of the CLKO Enable Configuration bit, OSCIOFNC (DEVCFG1<10>), during a Power-on Reset (POR) condition.

#### Work around

Do not connect the CLKO pin to a device that would be adversely affected by rapid pin toggling or a frequency other than that defined by the oscillator configuration. Do not use the CLKO pin as an input if the device connected to the CLKO pin would be adversely affected by the pin driving a signal out.

#### **Affected Silicon Revisions**

	A0	<b>A</b> 1	A2			
Ī	Χ	Χ	Χ			

#### 23. Module: Input Capture

All input capture modes selectable by ICM<2:0>, with the exception of Interrupt-only mode, will not work when the CPU enters Idle or Sleep mode.

#### Work around

Configure the Input Capture module for Interruptonly mode (ICM<2:0> = 111) when the CPU is in Sleep or Idle mode.

#### **Affected Silicon Revisions**

A0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 24. Module: USB

While operating in Host mode and attached to a low-speed device through a full-speed USB hub, the host may persistently drive the bus to an SE0 state (both D+/D- as '0'), which would be interpreted as a bus Reset condition by the hub; or the host may persistently drive the bus to a J state, which would make the hub detach condition undetectable by the host.

#### Work around

Connect low-speed devices directly to the Host USB port and not through a USB hub.

#### **Affected Silicon Revisions**

A0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 25. Module: Non-5V Tolerant Pins

When internal pull-ups are enabled on non-5V tolerant pins, the level as measured on the pin and available to external device inputs, may not exceed the minimum value of VIH, and therefore, qualify as a logic "high". However, with respect to PIC32 devices, as long as the load does not exceed -50  $\mu$ A, the internal pull-ups are guaranteed to be recognized as a logic "high" internally to the PIC32 device.

#### Work around

It is recommend to only use external pull-ups:

- To guarantee a logic "high" for external logic input circuits outside of the PIC32 device
- For PIC32 device inputs, if the external load exceeds -50 µA

#### **Affected Silicon Revisions**

A0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 26. Module: 5V Tolerant Pins

When internal pull-ups are enabled on 5V tolerant pins, the level as measured on the pin and available to external device inputs, may not exceed the minimum value of VIH, and therefore, qualify as a logic "high". However, with respect to PIC32 devices, as long as the load does not exceed  $\mbox{-}50~\mu\mbox{A}$ , the internal pull-ups are guaranteed to be recognized as a logic "high" internally to the PIC32 device.

#### Work around

It is recommend to only use external pull-ups:

- To guarantee a logic "high" for external logic input circuits outside of the PIC32 device
- For PIC32 device inputs, if the external load exceeds -50  $\mu A$

A0	A1	A2			
Χ	Х	Χ			

#### 27. Module: I<sup>2</sup>C

When the I<sup>2</sup>C module is operating as a Slave, some reserved bus addresses may be *Acknowledged* (ACKed) when they should be *not Acknowledged* (NAKed).

As a result, there will be multiple data NAK interrupts until the Stop condition is asserted.

#### Work around

When the address interrupt arrives, check the address to determine if it is actually a reserved address. If the address is a reserved address, set a flag and use the flag to ignore subsequent data interrupts. When the Stop condition occurs, clear the flag.

#### **Affected Silicon Revisions**

A0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### 28. Module: UART

During a RX FIFO overflow condition, the shift register stops receiving data. This causes the UART to lose synchronization with the serial data stream. The only way to recover from this is to turn the UART OFF and ON until it synchronizes. This could require several OFF/ON sequences.

#### **Work arounds**

#### Work around 1:

Avoid the RX overrun condition by ensuring that the UARTx module has a high enough interrupt priority such that other peripheral interrupt processing latencies do not exceed the time to overrun the UART RX buffer based on the application baud rate. Alternately or in addition to, set the URXISEL bits in the UxSTA register to generate an earlier RX interrupt based on RX FIFO fill status to buy more time for interrupt latency processing requirements.

#### Work around 2:

If avoiding RX FIFO overruns is not possible, implement a ACK/NAK software handshake protocol to repeat lost packet transfers after restoring UART synchronization.

Α0	<b>A</b> 1	A2			
Χ	Χ	Χ			

#### **Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS60001156**H**):

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

### 1. Module: DC Characteristics: I/O Pin Input Specifications

In the current version of the data sheet, the revision history for changes to Table 31-8: DC Characteristics: I/O Pin Input Specifications was omitted.

The text in bold in the following table shows the updates that were made.

#### TABLE 31-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

IADEL	<u> </u>	DC CHARACTERISTICS								
DC CHA	ARACTER	ISTICS	(unless otherwise	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial						
			Operating temper	-40 °C ≤ TA ≤ +105 °C for V-Temp						
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions			
	VIH	Input High Voltage								
DI20		I/O Pins not 5V-tolerant <sup>(5)</sup>	0.65 VDD	_	Vdd	V	(Note 4,6)			
		I/O Pins 5V-tolerant with PMP <sup>(5)</sup>	0.25 VDD + 0.8V	_	5.5	V	(Note 4, <b>6</b> )			
		I/O Pins 5V-tolerant <sup>(5)</sup>	0.65 VDD	_	5.5	V				
DI28		SDAx, SCLx	<b>0.65 V</b> DD	_	5.5	V	SMBus disabled (Note 4, <b>6</b> )			
DI29		SDAx, SCLx	2.1	_	5.5	V	SMBus enabled, $2.3V \le VPIN \le 5.5$ (Note 4,6)			
DI30	ICNPU	Change Notification Pull-up Current	_		-50	μА	VDD = 3.3V, VPIN = VSS (Note 3,6)			

- Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as current sourced by the pin.
  - 4: This parameter is characterized, but not tested in manufacturing.
  - 5: See the "Pin Diagrams" section for the 5V-tolerant pins.
  - 6: The Vih specification is only in relation to externally applied inputs and not with respect to the user-selectable pull-ups. Externally applied high impedance or open drain input signals utilizing the PIC32 internal pull-ups are guaranteed to be recognized as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the maximum value of ICNPU.
  - 7: VIL source < (Vss 0.3). Characterized but not tested.
  - 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
  - 9: Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
  - 10: Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS 0.3)).
  - 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

TABLE 31-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

DC CHA	ARACTER	ISTICS	(unless otherwise	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)   Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-Temp					
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions		
DI60a	I60a IICL Input Low Injection Current		0 —		-5 <sup>(7,10)</sup>	mA	This parameter applies to all pins, with the exception of RB10.  Maximum IICH current for this exception is 0 mA.		
DI60b	Current		0	_	+5(8,9,10)	mA	This parameter applies to all pins, with the exception of all 5V tolerant pins, SOSCI, and RB10. Maximum IICH current for these exceptions is 0 mA.		
DI60c			-20(11)	_	+20(11)	mA	Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins $(  \text{IICL} +   \text{IICH}  ) \le \Sigma \text{IICT}$		

- Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as current sourced by the pin.
  - 4: This parameter is characterized, but not tested in manufacturing.
  - 5: See the "Pin Diagrams" section for the 5V-tolerant pins.
  - 6: The VIH specification is only in relation to externally applied inputs and not with respect to the user-selectable pull-ups. Externally applied high impedance or open drain input signals utilizing the PIC32 internal pull-ups are guaranteed to be recognized as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the maximum value of ICNPU.
  - 7: VIL source < (Vss 0.3). Characterized but not tested.
  - 8: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
  - 9: Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
  - 10: Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS 0.3)).
  - 11: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 7, IICL = (((Vss 0.3) VIL source) / Rs). If Note 8, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

### 2. Module: DC Characteristics: Program Memory

Certain specifications in Table 31-11 were stated incorrectly in the data sheet. The correct values are shown in bold type in the following table.

TABLE 31-11: DC CHARACTERISTICS: PROGRAM MEMORY

DC CH	ARACTEF	RISTICS	(unless	ird Operatii s otherwise ing temper	stated) ature		3.6V -85°C for Industrial -105°C for V-Temp
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions
		Program Flash Memory <sup>(3)</sup>					
D130	EР	Cell Endurance	1000	_	_	E/W	_
D130a	D130a EP Cell Endurance			_	_	E/W	See Note 4
D131	VPR	VDD for Read	2.3	_	3.6	V	_
D132	VPEW	VDD for Erase or Write	3.0	_	3.6	V	_
D132a	VPEW	VDD for Erase or Write	2.3	_	3.6	V	See Note 4
D134	TRETD	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated
D135	IDDP	Supply Current during Programming	_	10	_	mA	_
	Tww	Word Write Cycle Time	_	411	_	FRC Cycles	See Note 4
D136	D136 TRW Row Write Cycle Time <sup>(2)</sup>			26067	_	FRC Cycles	See Note 4
D137	TPE	Page Erase Cycle Time	_	201060	_	FRC Cycles	See Note 4
	TCE	Chip Erase Cycle Time	_	804652	_	FRC Cycles	See Note 4

- Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.
  - 2: The minimum SYSCLK for row programming is 4 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).
  - 3: Refer to "PIC32 Flash Programming Specification" (DS60001145) for operating conditions during programming and erase cycles.
  - 4: This parameter depends on the FRC accuracy (see Table 31-19) and the FRC tuning values (see Register 8-2).

### 3. Module: DC Characteristics: Operating Current (IDD)

Note 4 in Table 31-5 was stated incorrectly in the data sheet. The correct information is shown in **bold** type in the following table.

**Note:** All previous **(Note 4)** references listed in the Conditions column were removed.

#### TABLE 31-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHA	RACTERIST	ICS	(unless ot	Operating Conditions: 2.3V to herwise stated) temperature $-40^{\circ}C \le TA \le +8$ $-40^{\circ}C \le TA \le +7$	35°C for Ind				
Param. No.	Typical <sup>(3)</sup>	Max.	Units	cs Conditions					
Operatin	g Current (ID	vices							
DC20 6 9 Code executing from Flash -40°C, +25°C, +85°C — 4 MHz									
DC20b	7	10			+105°C				
DC20a	4	_		Code executing from SRAM	_				
DC21	37	40	mA	Code executing from Flash			25 MHz		
DC21a	25	_	IIIA	ode executing from SRAM		_	25 1011 12		
DC22	64	70	mA	Code executing from Flash			60 MHz		
DC22a	61	_	IIIA	Code executing from SRAM	_	_	OU IVITZ		
DC23 85 98 Code executing from Flash					-40°C, +25°C, +85°C	_	80 MHz		
DC23b	90	120			+105°C				
DC23a	DC23a 85 —			Code executing from SRAM					
DC25a	125	150	μA	_	+25°C	3.3V	LPRC (31 kHz)		

- Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.
  - 2: The test conditions for IDD measurements are as follows:
    - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)</li>
    - · OSC2/CLKO is configured as an I/O input pin
    - USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
    - CPU, program Flash, and SRAM data memory are operational, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
    - No peripheral modules are operating, (ON bit = 0)
    - · WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
    - All I/O pins are configured as inputs and pulled to Vss
    - MCLR = VDD
    - CPU executing while(1) statement from Flash
    - · RTCC and JTAG are disabled
  - 3: Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 4: All parameters are characterized, but only those parameters listed for 4 MHz and 80 MHz are tested at 3.3V in manufacturing.

TABLE 31-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)

DC CHA	RACTERIST	ICS	(unless ot	Operating Conditions: 2.3V to herwise stated) temperature $-40^{\circ}C \le TA \le +8$ $-40^{\circ}C \le TA \le +8$	35°C for Ind					
Param. No. Typical <sup>(3)</sup> Max. Units Conditions										
Operatin	g Current (ID	D) <sup>(1,2,<b>4</b>)</sup> for F	PIC32MX53	4/564/664/764 Family Devices	3					
DC20c	6	9	mA	Code executing from Flash	-40°C, +25°C, +85°C	_	4 MHz			
DC20d	7	10			+105°C					
DC20e	2	_		Code executing from SRAM	_					
DC21b	19	32	mA	Code executing from Flash			25 MHz			
DC21c	14	_	IIIA	Code executing from SRAM	_		23 1011 12			
DC22b	31	50	mA	Code executing from Flash			60 MHz			
DC22c	29	_	IIIA	Code executing from SRAM	_		00 IVII 12			
DC23c	39	65	mA	mA Code executing from Flash +25°C, +85°C —						
DC23d	49	70			+105°C					
DC23e	39	_		Code executing from SRAM	_					
DC25b	100	150	μA	_	+25°C	3.3V	LPRC (31 kHz)			

- Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.
  - 2: The test conditions for IDD measurements are as follows:
    - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)</li>
    - OSC2/CLKO is configured as an I/O input pin
    - USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
    - CPU, program Flash, and SRAM data memory are operational, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
    - No peripheral modules are operating, (ON bit = 0)
    - WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
    - All I/O pins are configured as inputs and pulled to Vss
    - MCLR = VDD
    - CPU executing while(1) statement from Flash
    - · RTCC and JTAG are disabled
  - 3: Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 4: All parameters are characterized, but only those parameters listed for 4 MHz and 80 MHz are tested at 3.3V in manufacturing.

### 4. Module: DC Characteristics: Operating Current (IIDLE)

Note 3 in Table 31-6 was stated incorrectly in the data sheet. The correct references are shown in **bold** type in the following table.

**Note:** All previous **(Note 3)** references listed in the Conditions column were removed.

#### TABLE 31-6: DC CHARACTERISTICS: IDLE CURRENT (IDLE)

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +105^{\circ}\text{C}$ for V-Temp				
Parameter No.	Typical <sup>(2)</sup>	Max.	Units Conditions				
Idle Current (IIDLE) <sup>(1,3)</sup> for PIC32MX575/675/695/775/795 Family Devices							
DC30	4.5	6.5	mA	-40°C, +25°C, +85°C		4 MHz	
DC30b	5	7	IIIA	+105°C			
DC31	13	15	mA	-40°C, +25°C, +85°C		25 MHz	
DC32	28	30	mA	-40°C, +25°C, +85°C		60 MHz	
DC33	36	42	mA	-40°C, +25°C, +85°C		80 MHz	
DC33b	39	45	mA	+105°C	_	OU IVII IZ	
DC34		40		-40°C	2.3V		
DC34a		75	]	+25°C			
DC34b	_		800	μA	+85°C	2.50	
DC34c		1000		+105°C		LPRC (31 kHz)	
DC35	35			-40°C	3.3V		
DC35a	65	_	μA	+25°C			
DC35b	600			+85°C			
DC35c	800			+105°C			
DC36		43		-40°C			
DC36a	_	_ 106 800	106	]	+25°C	3.6V	
DC36b			800	μΑ	+85°C	3.07	
DC36c	Sc			+105°C			

Note 1: The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0)
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- · RTCC and JTAG are disabled
- 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: All parameters are characterized, but only those parameters listed for 4 MHz and 80 MHz are tested at 3.3V in manufacturing.

TABLE 31-6: DC CHARACTERISTICS: IDLE CURRENT (IDLE) (CONTINUED)

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-Temp				
Parameter No.	Typical <sup>(2)</sup>	Max.	Units Conditions				
Idle Current (IIDLE) <sup>(1,3)</sup> for PIC32MX534/564/664/764 Family Devices							
DC30a	1.5	5		-40°C, +25°C, +85°C	_	4 MHz	
DC30c	3.5	6	mA	+105°C		4 IVITZ	
DC31a	7	11		-40°C, +25°C, +85°C	_	25 MHz	
DC32a	13	20	mA	-40°C, +25°C, +85°C	_	60 MHz	
DC33a	17	25	mA	-40°C, +25°C, +85°C		80 MHz	
DC33c	20	27	IIIA	+105°C	_		
DC34c		40		-40°C	2.3V	LPRC (31 kHz)	
DC34d		75	μA	+25°C			
DC34e	_	800	μΑ	+85°C			
DC34f		1000		+105°C			
DC35c	30			-40°C	3.3V		
DC35d	55	_	μA	+25°C			
DC35e	230	_	μΑ	+85°C			
DC35f	800			+105°C			
DC36c		43		-40°C			
DC36d	106		۸	+25°C	3.6V		
DC36e	_	800	μΑ	+85°C	3.0 v		
DC36f		1000		+105°C			

Note 1: The test conditions for IIDLE current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Idle mode, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0)
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: All parameters are characterized, but only those parameters listed for 4 MHz and 80 MHz are tested at 3.3V in manufacturing.

### 5. Module: DC Characteristics: Operating Current (IPD)

Certain references to Note 6 in Table 31-7 were omitted in the data sheet. These references are shown in **bold** type in the following table.

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-Temp					
Param. No.	Typical <sup>(2)</sup>	Max.	Units	Conditions			
Power-Down Current (IPD) <sup>(†)</sup> for PIC32MX575/675/695/775/795 Family Devices							
DC40	10	40		-40°C			
DC40a	36	100		+25°C	2.3V	Base Power-Down Current (Note 6)	
DC40b	400	720		+85°C	2.30	Base Fower-Down Current (Note 6)	
DC40h	900	1800	μΑ	+105°C			
DC40c	41	120		+25°C	3.3V	Base Power-Down Current	
DC40d	22	80		-40°C	3.6V	Base Power-Down Current (Note 6)	
DC40e	42	120		+25°C			
DC40g	315	400 <sup>(5)</sup>		+70°C			
DC40f	410	800		+85°C			
DC40i	1000	2000		+105°C			
Module Differential Current for PIC32MX575/675/695/775/795 Family Devices							
DC41	_	10		_	2.3V	Watchdog Timer Current: ∆IWDT (Notes 3,6)	
DC41a	5		μΑ		3.3V	Watchdog Timer Current: ∆IWDT (Note 3)	
DC41b	_	20			3.6V	Watchdog Timer Current: ∆IWDT (Note 3,6)	
DC42	1	40				RTCC + Timer1 w/32 kHz Crystal: ∆IRTCC (Notes 3,6)	
DC42a	23		μΑ	_	3.3V	RTCC + Timer1 w/32 kHz Crystal: ∆IRTCC (Note 3)	
DC42b	_	50			3.6V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3,6)	
DC43	_	1300			2.5V	ADC: ΔIADC (Notes 3,4,6)	
DC43a	1100	_	μΑ	_	3.3V	ADC: ΔIADC (Notes 3,4)	
DC43b	_	1300			3.6V	ADC: ΔIADC (Notes 3,4,6)	

Note 1: The test conditions for IPD current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)</li>
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0)
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: Data is characterized at +70°C and not tested. Parameter is for design guidance only.
- 6: This parameter is characterized, but not tested in manufacturing.

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

DC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +105^{\circ}\text{C}$ for V-Temp					
Param. No.	Typical <sup>(2)</sup>	Max.	Units	Conditions			
Power-Down Current (IPD) <sup>(1)</sup> for PIC32MX534/564/664/764 Family Devices							
DC40g	12	40		-40°C			
DC40h	20	120		+25°C	2.3V	Base Power-Down Current (Note 6)	
DC40i	210	600		+85°C		Base Power-Down Current (Note 6)	
DC40o	400	1000	μА	+105°C			
DC40j	20	120		+25°C	3.3V	Base Power-Down Current	
DC40k	15	80		-40°C	3.6V	Base Power-Down Current (Note 6)	
DC40I	20	120		+25°C			
DC40m	113	350 <sup>(5)</sup>		+70°C			
DC40n	220	650		+85°C			
DC40p	500	1000		+105°C			
Module Differential Current for PIC32MX534/564/664/764 Family Devices							
DC41c	_	10			2.5V	Watchdog Timer Current: ∆IWDT (Notes 3,6)	
DC41d	5	_	μΑ	_	3.3V	Watchdog Timer Current: ∆IWDT (Note 3)	
DC41e	_	20			3.6V	Watchdog Timer Current: ∆IWDT (Note 3,6)	
DC42c	_	40			2.5V	RTCC + Timer1 w/32 kHz Crystal: ∆IRTCC (Notes 3,6)	
DC42d	23	_	μΑ	_	3.3V	RTCC + Timer1 w/32 kHz Crystal: ∆IRTCC (Note 3)	
DC42e	_	50			3.6V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3,6)	
DC43c	_	1300			2.5V	ADC: ΔIADC (Notes 3,4,6)	
DC43d	1100	_	μΑ	_	3.3V	ADC: ΔIADC (Notes 3,4)	
DC43e	_	1300			3.6V	ADC: ΔIADC (Notes 3,4,6)	


Note 1: The test conditions for IPD current measurements are as follows:

- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
- OSC2/CLKO is configured as an I/O input pin
- USB PLL oscillator is disabled if the USB module is implemented, PBCLK divisor = 1:8
- CPU is in Sleep mode, program Flash memory Wait states = 111, Program Cache and Prefetch are disabled and SRAM data memory Wait states = 1
- No peripheral modules are operating, (ON bit = 0)
- WDT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD
- RTCC and JTAG are disabled
- 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
- 5: Data is characterized at +70°C and not tested. Parameter is for design guidance only.
- 6: This parameter is characterized, but not tested in manufacturing.

#### 6. Module: Product Identification System

The Product Identification System information was incorrectly specified in the current version of the data sheet. The corrected information is shown in **bold** type.

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



#### APPENDIX A: REVISION HISTORY

#### Rev A Document (7/2010)

Initial release of this document; issued for revision A0 silicon.

Includes silicon issues 1 (JTAG), 2 (CAN), 3-6 (SPI) and 7-9 (UART).

#### Rev B Document (12/2010)

Added silicon issues 10 (UART), 11 (ADC), 12 (JTAG), 13 (Oscillator), 14 (DMA), 15 (Voltage Regulator) and 16 (USB).

#### Rev C Document (3/2011)

Updated the data sheet revision from "E" to "F" and updated the current silicon revision to A1 throughout the document.

Added data sheet clarification 1 (Pin Diagrams).

#### Rev D Document (5/2011)

Updated the data sheet revision from "F" to "G" throughout the document.

Removed data sheet clarification 1.

#### Rev E Document (10/2011)

Added silicon issues 17 (Oscillator), 18 (I<sup>2</sup>C), and 19 (USB).

Added data sheet clarification 1 (Revision History).

#### Rev F Document (2/2012)

Updated the current silicon revision to A2 throughout the document.

Added silicon issues 20 (CPU), 21 (CPU), and 22 (Oscillator).

#### Rev G Document (4/2012)

Updated silicon issues 20 (CPU) and 21 (CPU).

Added silicon issue 23 (Input Capture).

Added silicon issue 24 (USB).

#### Rev H Document (5/2013)

Added silicon issues 25 (Non-5V Tolerant Pins) and 26 (5V Tolerant Pins).

Removed data sheet clarification 1.

Added data sheet clarifications 1 (DC Characteristics: I/O Pin Input Specifications), 2 (DC Characteristics: Program Memory), 3 (DC Characteristics: Operating Current (IDD)), 4 (DC Characteristics: Operating Current (IDLE)), 5 (DC Characteristics: Operating Current (IPD)) and 6 (Product Identification System).

#### Rev J Document (4/2016)

Added silicon issues 27 (I<sup>2</sup>C) and 28 (UART).

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0460-6



### **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston**Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas**Addison, TX
Tel: 972-818-7423

Fax: 972-818-2924 **Detroit** Novi, MI

Tel: 248-848-4000 **Houston, TX** Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Tel: 317-773-8323 Fax: 317-773-5453 **Los Angeles** 

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 **Canada - Toronto** Tel: 905-673-0699

Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Dongguan** Tel: 86-769-8702-9880

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

**India - Pune** Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore**Tel: 65-6334-8870
Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 **Thailand - Bangkok** 

Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Dusseldorf** Tel: 49-2129-3766400 **Germany - Karlsruhe** Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice
Tel: 39-049-7625286
Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340 **Poland - Warsaw** Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Stockholm** Tel: 46-8-5090-4654 **UK - Wokingham** Tel: 44-118-921-5800

Fax: 44-118-921-5820

07/14/15