



General Description


The AOC4810 uses advanced trench technology to provide excellent $R_{SS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V while retaining a 20V $V_{GS(MAX)}$ rating. It is ESD protected. This device is suitable for use as a uni-directional or bi-directional load switch, facilitated by its common-drain configuration.

Product Summary

V_{SS} 30V
 I_S (at $V_{GS}=10V$) 8A
 $R_{SS(ON)}$ (at $V_{GS}=10V$) < 8.8m Ω
 $R_{SS(ON)}$ (at $V_{GS}=4.5V$) < 14.5m Ω

Typical ESD protection

HBM Class 3A



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{SS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Source Current (DC) ^{Note1}	$T_A=25^\circ C$ I_S	8	A
Source Current (Pulse) ^{Note2}		30	
Power Dissipation ^{Note1}	$T_A=25^\circ C$ P_D	0.9	W
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient $t \leq 10s$	$R_{\theta JA}$	75	90	$^\circ C/W$
Maximum Junction-to-Ambient Steady-State		120	145	$^\circ C/W$

Note 1. Mounted on minimum pad PCB.

Note 2. PW <300 μs pulses, duty cycle 0.5% max

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{SSS}	Source-Source Breakdown Voltage	I _S =250μA, V _{GS} =0V, Test Circuit 6	30			V
I _{SSS}	Zero Gate Voltage Source Current	V _{SS} =30V, V _{GS} =0V, Test Circuit 1 T _J =55°C			1 5	μA
I _{GSS}	Gate leakage current	V _{SS} =0V, V _{GS} = ±16V, Test Circuit 2			±10	
V _{GS(th)}	Gate Threshold Voltage	V _{SS} =V _{GS} , I _S =250μA, Test Circuit 3	1.4	1.8	2.2	V
R _{SS(ON)}	Static Source to Source On-Resistance	V _{GS} =10V, I _S =5A, Test Circuit 4 T _J =125°C		7.2 10	8.8 12.2	mΩ
		V _{GS} =4.5V, I _S =5A, Test Circuit 4		11.5	14.5	
g _{FS}	Forward Transconductance	V _{SS} =5V, I _S =5A, Test Circuit 3		25		S
V _{FSS}	Diode Forward Voltage	I _S =1A, V _{GS} =0V, Test Circuit 5		0.71	1	V
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, f=1MHz,		1130		pF
C _{oss}	Output Capacitance			500		pF
C _{rss}	Reverse Transfer Capacitance			90		pF
R _g	Gate resistance	V _{GS} =0V, V _{SS} =0V, f=1MHz		1.1		Ω
SWITCHING PARAMETERS						
t _{D(on)}	Turn-On DelayTime	V _{G1S1} =10V, V _{SS} =15V, R _L =3Ω, R _{GEN} =3Ω		8		ns
t _r	Turn-On Rise Time			16		ns
t _{D(off)}	Turn-Off DelayTime			25		ns
t _f	Turn-Off Fall Time			5		ns
Q _g	Total Gate Charge	V _{G1S1} =10V, V _{SS} =15V, I _S =5A		20		nC

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe




Figure 10: Single Pulse Power Rating Junction-to-Ambient






Figure 11: Normalized Maximum Transient Thermal Impedance

TEST CIRCUIT 1 I_{SSS}
 POSITIVE VSS FOR ISSS+
 NEGATIVE VSS FOR ISSS-




TEST CIRCUIT 2 $I_{GSS1,2}$
 POSITIVE VGS FOR IGSS1+
 NEGATIVE VGS FOR IGSS1-

When FET1 is measured
 between GATE and SOURCE
 of FET2 are shorted




TEST CIRCUIT 3 $V_{GS(off)}$

When FET1 is measured
 between GATE and SOURCE
 of FET2 are shorted




TEST CIRCUIT 4 $R_{SS(on)}$

V_{SS}/I_S




TEST CIRCUIT 5 $V_{F(SS)1,2}$

When FET1 measured
 FET2 $V_{GS}=4.5V$



TEST CIRCUIT 6 BV_{DSS}

POSITIVE VSS FOR ISSS+
 NEGATIVE VSS FOR ISSS-



TEST CIRCUIT 7 $BV_{GS01,2}$

POSITIVE VSS FOR ISSS+
 NEGATIVE VSS FOR ISSS-

When FET1 is measured
 between GATE and SOURCE
 of FET2 are shorted

