

PIC18(L)F24/25/45K50 Family Silicon Errata and Data Sheet Clarification

The PIC18(L)F24/25/45K50 family devices that you have received conform functionally to the current Device Data Sheet (DS30684A), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).

The errata described in this document will be addressed in future revisions of the PIC18(L)F24/25/45K50 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (**A2**).

Data Sheet clarifications and corrections start on [page 5](#), following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select *Programmer > Reconnect*.
 - b) For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon ().
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC18(L)F24/25/45K50 silicon revisions are shown in [Table 1](#).

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID ⁽¹⁾ (11-bit)	Revision ID for Silicon Revision ⁽²⁾ (5-bit)	
		A1	A2
PIC18F24K50	5C6h	0 0001	0 0010
PIC18LF24K50	5CEh	0 0001	0 0010
PIC18F25K50	5C2h	0 0001	0 0010
PIC18LF25K50	5CAh	0 0001	0 0010
PIC18F45K50	5C0h	0 0001	0 0010
PIC18LF45K50	5C8h	0 0001	0 0010

- Note 1:** The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID:DEVREV".
- 2:** Refer to the "PIC18(L)F2X/4XK50 Flash Memory Programming Specification" (DS41630) for detailed information on Device and Revision IDs for your specific device.

PIC18(L)F24/25/45K50

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions ⁽¹⁾	
				A1	A2
Oscillator	Fail-Safe Clock Monitor	1.	HS oscillator remains biased if the crystal fails and the clock has switched to Fail-Safe Clock, causing high Sleep currents.	X	X
Timer1/3 Module with Gate Control	Asynchronous Counter Mode	2.	When using the Timer1 or Timer3 module as an Asynchronous Counter either separately or simultaneously, a false overflow interrupt can occur after reloading the TMRxL and TMRxH registers.	X	X

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**A2**).

1. Module: Oscillator

Higher Sleep currents will be observed if the HS oscillator fails and the PIC[®] MCU switches to the Fail-Safe Clock.

Issue occurs if:

- The device is running off of the HS clock
- The device experiences a failure on the HS clock and the Fail-Safe Clock activates
- The device then goes to Sleep without the HS clock returning
- The Sleep current observed will differ from base IPD by an amount equal to the HS bias current.

Work around

None.

Affected Silicon Revisions

A1	A2						
X	X						

PIC18(L)F24/25/45K50

2. Module: Timer1/3 Module with Gate Control

When using the Timer1 or Timer3 module, either separately or simultaneously, a false overflow event may occur after reloading the timer. The event only occurs when the timer is configured for Asynchronous Counter mode operation, and is only problematic if the timer's interrupt is enabled.

During the Interrupt Service Routine (ISR), after reloading the timer register (TMR1 and/or TMR3) with a new value, the false overflow event can occur upon the very next increment of the timer. This sets the TMRx Overflow Interrupt Flag bit (TMRxIF) and if the timer's interrupts are enabled,

the interrupt service handler will again branch to the interrupt vector on the next instruction clock, after leaving the ISR. If interrupts are not enabled, the TMRx Overflow Interrupt Flag bit will be set, however, the firmware will not branch to the interrupt vector.

Work around

While inside the Interrupt Service Routine (ISR), create a loop routine that tests the timer for a minimum increment of one count. Once the timer has incremented by a minimum of one count, test the Overflow Interrupt Flag bit (TMRxIF) and clear it if set before leaving the ISR.

EXAMPLE 1: TMR1/3 FALSE INTERRUPT WORK AROUND

```

Load TMRx
    movlw    0xAA          ;W = 0xAA
    movlwf  TMR3H         ;Load TMRxH with W
    movlw    0x55         ;W = 0x55
    movwf   TMR3L         ;Load TMRxL with W
    movf    TMRxL, W      ;Move TMRxL to W

CheckTMR
    cpfsgt  TMRxL, 0      ;Compare f with W, skip if f>W
    goto    CheckTMR      ;Goto CheckTMR if TMRx has not incremented yet
    btfsc   PIRx, TMRxIF  ;Test for false TMRxIF
    bcf     PIRx, TMRxIF  ;Clear TMRx Overflow Interrupt Flag bit

    btfss   INTCON, GIE   ;Test if all interrupts including peripherals were
                        disabled
    bsf     INTCON, GIE   ;Enable all interrupts including peripherals if
                        disabled
retfie
    
```

Affected Silicon Revisions

A1	A2						
X	X						

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS30684A):


<p>Note: Corrections are shown in bold. Where possible, the original bold text formatting has been removed for clarity.</p>

1. Module: CPU Divider

[Figure 3-1](#) from **Section 3.1 “Overview”**, as well as [Table 3-6](#) and [Table 3-7](#) from **Section 3.14.1 “Low-Speed Operation”** have incorrect data on the CPUDIV Configuration bits. The corrected versions are below:

PIC18(L)F24/25/45K50

FIGURE 3-1: SIMPLIFIED OSCILLATOR SYSTEM BLOCK DIAGRAM



PIC18(L)F24/25/45K50

TABLE 3-6: CLOCK FOR LOW-SPEED USB

System Clock	CPUDIV<1:0>	Microcontroller Clock	LS48MHZ	USB Clock
48	11	$48/6 = 8 \text{ MHz}$	1	$48/8 = 6 \text{ MHz}$
48	10	$48/3 = 16 \text{ MHz}$	1	$48/8 = 6 \text{ MHz}$
48	01	$48/2 = 24 \text{ MHz}$	1	$48/8 = 6 \text{ MHz}$
48	00	48 MHz	1	$48/8 = 6 \text{ MHz}$
24	11	$24/6 = 4 \text{ MHz}$	0	$24/4 = 6 \text{ MHz}$
24	10	$24/3 = 8 \text{ MHz}$	0	$24/4 = 6 \text{ MHz}$
24	01	$24/2 = 12 \text{ MHz}$	0	$24/4 = 6 \text{ MHz}$
24	00	24 MHz	0	$24/4 = 6 \text{ MHz}$

TABLE 3-7: OSCILLATOR CONFIGURATION OPTIONS FOR USB OPERATION

Input Oscillator Frequency	Clock Mode (FOSC<3:0>)	MCU Clock Division (CPUDIV<1:0>)	Microcontroller Clock Frequency
48 MHz	EC	÷6 (11)	6 MHz
		÷3 (10)	12 MHz
		÷2 (01)	24 MHz
		None (00)	48 MHz
16 MHz	EC, HS or INTOSC with 3xPLL	÷6 (11)	6 MHz
		÷3 (10)	12 MHz
		÷2 (01)	24 MHz
		None (00)	48 MHz
12 MHz	EC or HS with 4xPLL	÷6 (11)	6 MHz
		÷3 (10)	12 MHz
		÷2 (01)	24 MHz
		None (00)	48 MHz
24 MHz	EC or HS ⁽¹⁾	÷6 (11)	4 MHz
		÷3 (10)	8 MHz
		÷2 (01)	12 MHz
		None (00)	24 MHz

Note 1: The 24 MHz mode (without PLL) is only compatible with low-speed USB. Full-speed USB requires a 48 MHz system clock.

PIC18(L)F24/25/45K50

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (08/2012)

Initial release of this document.

Rev B Document (11/2013)

Added Silicon Revision A2; Other minor corrections;
Data Sheet Clarifications: Added Module 1
(CPU Divider).

Rev C Document (01/2014)

Added Module 2 (Timer1/3 Module with Gate Control);
Other minor corrections.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniclient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 9781620778296

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949 ==

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



MICROCHIP

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110

Canada - Toronto
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Hangzhou
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-3019-1500

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Dusseldorf
Tel: 49-2129-3766400

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Pforzheim
Tel: 49-7231-424750

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Venice
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Poland - Warsaw
Tel: 48-22-3325737

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820