N-Channel Power MOSFET 100 V, 23 A, 56 m Ω , Logic Level

Features

- Low R_{DS(on)}
- 100% Avalanche Tested
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

in trained (1j = 20 0 dilless officials)					
Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	100	V
Gate-to-Source Voltage - Continuous			V _{GS}	±20	V
Continuous Drain	Steady	T _C = 25°C	I _D	23	Α
Current	State	T _C = 100°C		16	
Power Dissipation	Steady State	T _C = 25°C	P _D	83	W
Pulsed Drain Current	t _p = 10 μs		I _{DM}	80	Α
Operating and Storage Temperature Range			T _J , T _{stg}	–55 to +175	°C
Source Current (Body Diode)			IS	23	Α
Single Pulse Drain–to–Source Avalanche Energy (V_{DD} = 50 Vdc, V_{GS} = 10 Vdc, $I_{L(pk)}$ = 23 A, L = 0.3 mH, R_G = 25 Ω)			E _{AS}	79	mJ
Lead Temperature for Soldering Purposes, 1/8" from Case for 10 Seconds		TL	260	°C	

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Case (Drain) - Steady State	$R_{\theta JC}$	1.8	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	39	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


 Surface mounted on FR4 board using 1 sq in pad size, (Cu Area 1.127 sq in [2 oz] including traces).



ON Semiconductor®


www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
100 V	56 mΩ @ 4.5 V	23 A
	52 mΩ @ 10 V	237





MARKING DIAGRAM & PIN ASSIGNMENT



A = Assembly Location*

6415ANL = Device Code Y = Year

WW = Work Week
G = Pb-Free Package

* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•		•	•		•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}, T_J = -40^{\circ}\text{C}$	100 92			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J			115		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 100 \text{ V}$ $T_{J} = 25^{\circ}\text{C}$ $T_{J} = 125^{\circ}\text{C}$			1.0 100	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
ON CHARACTERISTICS (Note 2)			- I			_1
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1.0		2.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J			4.8		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$		44	56	mΩ
		V _{GS} = 10 V, I _D = 10 A		43	52	7
Forward Transconductance	9FS	$V_{DS} = 5.0 \text{ V}, I_{D} = 10 \text{ A}$		24		S
CHARGES, CAPACITANCES AND GAT	TE RESISTAN	CE				
Input Capacitance	C _{ISS}			1024		pF
Output Capacitance	C _{OSS}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz, } V_{DS} = 25 \text{ V}$		156		1
Reverse Transfer Capacitance	C _{RSS}			70		
Total Gate Charge	Q _{G(TOT)}			20		nC
Threshold Gate Charge	Q _{G(TH)}	V 45VV 00VI 00A		1.1		7
Gate-to-Source Charge	Q_{GS}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 80 \text{ V}, I_{D} = 23 \text{ A}$		3.1		
Gate-to-Drain Charge	Q_{GD}			14		7
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS} = 80 \text{ V}, I_D = 23 \text{ A}$		35		nC
SWITCHING CHARACTERISTICS (Not	e 3)					
Turn-On Delay Time	t _{d(on)}			11		ns
Rise Time	t _r	$V_{GS} = 4.5 \text{ V}, V_{DD} = 80 \text{ V},$		91		
Turn-Off Delay Time	t _{d(off)}	$I_D = 23 \text{ A}, R_G = 6.1 \Omega$		40		
Fall Time	t _f			71		7
DRAIN-SOURCE DIODE CHARACTER	RISTICS					
Forward Diode Voltage	V_{SD}	$V_{GS} = 0 \text{ V}, I_S = 23 \text{ A}$ $\frac{T_J = 25^{\circ}\text{C}}{T_J = 125^{\circ}\text{C}}$		0.87 0.74	1.2	V
Reverse Recovery Time	t _{RR}	.3 = 128 3	1	64		ns
Charge Time	T _a			40		-
Discharge Time	T _b	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 23 \text{ A}$		24		-
Reverse Recovery Charge		Č	-	152		nC
Reverse Receivery Charge	Q_{RR}			102	<u> </u>	110

^{2.} Pulse Test: Pulse Width $\leq 300~\mu s,$ Duty Cycle $\leq 2\%.$


ORDERING INFORMATION

Device	Package	Shipping [†]		
NTD6415ANLT4G				
NVD6415ANLT4G	DPAK (Pb-Free)	2500 / Tape & Reel		
NVD6415ANLT4G-VF01	` ,			


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

^{3.} Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS





Figure 13. Thermal Response

PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE)

CASE 369AA ISSUE B



NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME
- Y14.5M, 1994.
 2. CONTROLLING DIMENSION: INCHES.
- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3. L3 and Z.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL
- NOT EXCEED 0.006 INCHES PER SIDE.

 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

 6. DATUMS A AND B ARE DETERMINED AT DATUM


	INCHES		MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
Е	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108	REF 2.74 REF		REF	
L2	0.020	BSC	0.51	0.51 BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

STYLE 2:

PIN 1. GATE

- 2. DRAIN 3. SOURCE
- DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Phone: 81-3-5817-1050