

## 2-Phase Boost Controller with Integrated Drivers

## **ISL78227**

The <u>ISL78227</u> is an automotive grade (AEC-Q100 Grade 1), 2-phase 55V synchronous boost controller intended to simplify the design of high power boost applications. It integrates strong half-bridge drivers, an analog/digital tracking input and comprehensive protection functions.

ISL78227 enables a simple, modular design for systems requiring power and thermal scalability. It offers peak-current mode control for fast line response and simple compensation. Its synchronous 2-phase architecture enables it to support higher current while reducing the size of input and output capacitors. The integrated drivers feature programmable adaptive dead time control offering flexibility in power stage design. ISL78227 offers a 90° output clock and supports 1-, 2- and 4-phases.

ISL78227 offers a highly robust solution for the most demanding environments. Its unique soft-start control prevents large negative current even in extreme cases, such as a restart under high output prebias on high volume capacitances. It also offers two levels of cycle-by-cycle overcurrent protection, average current limiting, input OVP, output UVP/OVP and internal OTP. In the event of a fault, the fault protection response can be selected to be latch-off or hiccup recovery.

Also integrated are several functions that ease system design. A unique tracking input is available that can control the output voltage, allowing it to track either a digital duty cycle (PWM) signal or an analog reference. ISL78227 provides input average current limiting so the system can deliver transient bursts of high load current while limiting the average current to avoid overheating.

## **Features**

- Input/output voltage range: 5V to 55V, withstands 60V transients
- . Supports synchronous or standard boost topology
- Peak current mode control with adjustable slope compensation
- · Secondary average current control loop
- Integrated 5V 2A sourcing/3A sinking N-channel MOSFET drivers
- Switching frequency: 50kHz to 1.1MHz per phase
- · External synchronization
- Programmable minimum duty cycle
- · Programmable adaptive dead time control
- · Optional diode emulation and phase dropping
- · PWM and analog track function
- Forced PWM operation with negative current limiting and protection
- · Comprehensive fault protections
- · Selectable hiccup or latch-off fault response
- AEC-Q100 qualified, Grade 1: -40°C to +125°C
- 5mmx5mm 32 Ld WFQFN (Wettable Flank QFN) package

## **Applications**

- Automotive power system (e.g., 12V to 24V, 12V to 48V, etc.)
  - Trunk audio amplifier
  - Start-stop system
  - Automotive boost applications
- · Industrial and telecommunication power supplies





FIGURE 1. SIMPLIFIED APPLICATION SCHEMATIC, 2-PHASE SYNCHRONOUS BOOST




NOTE: (See Typical Application in Figure 4 on page 8.)

FIGURE 2. EFFICIENCY CURVES, V<sub>IN</sub> = 12V, T<sub>A</sub> = +25°C

## **Table of Contents**

Pin Configuration	. 3
Functional Pin Description	. 3
Ordering Information	. 6
Block Diagram	. 7
Typical Application - 2-Phase Synchronous Boost	. 8
Absolute Maximum Ratings	. 9
Thermal Information	. 9
Recommended Operating Conditions	. 9
Electrical Specifications	. 9
Performance Curves	16
Operation Description.	24
Synchronous Boost PWM Control Multiphase Power Conversion Oscillator and Synchronization. Operation Initialization and Soft-Start. Enable Soft-Start. PGOOD Signal Current Sense. Adjustable Slope Compensation Light-Load Efficiency Enhancement Fault Protections/Indications and Current Limiting Internal 5.2V LDO	25 26 28 29 30 30 30 32 32 32 33
Application Information	37
Output Voltage Setting Switching Frequency Input Inductor Selection Output Capacitor Input Capacitor. Power MOSFET. Bootstrap Capacitor. Loop Compensation Design VCC Input Filter Current Sense Circuit.	37 38 38 38 38 40 40
Layout Considerations	
Revision History	
About Intersil	42
Package Outline Drawing	. 43

## **Pin Configuration**



## **Functional Pin Description**

PIN NAME	PIN#	DESCRIPTION
VCC	1	IC bias power input pin for the internal analog circuitry. A minimum 1μF ceramic capacitor should be used between VCC and ground for noise decoupling purposes. VCC is typically biased by PVCC or an external bias supply with voltage ranging from 4.75V to 5.5V. Since PVCC is providing pulsing drive current, a small resistor like 10Ω or smaller between PVCC and VCC can help to filter out the noises from PVCC to VCC.
SLOPE	2	This pin programs the slope of the internal slope compensation. A resistor should be connected from the SLOPE pin to GND. Please refer to "Adjustable Slope Compensation" on page 32 for how to select this resistor value.
FB	3	The inverting input of the error amplifier for the voltage regulation loop. A resistor network must be placed between the FB pin and the output rail to set the boost converter's output voltage. Please refer to "Output Voltage Setting" on page 37 for more details.  There are also output overvoltage and undervoltage comparators monitoring this pin. Please refer to "Output Overvoltage fault PROTECTION" and "Output Undervoltage indication" on page 34 for more details.
COMP	4	The output of the transconductance error amplifier (Gm1) for the output voltage regulation loop. Place the compensation network between the COMP pin and ground. Please refer to "Output Voltage Regulation Loop" on page 25 for more details. The COMP pin voltage can also be controlled by the constant current control loop error amplifier (Gm2) output through a diode (D <sub>CC</sub> ) when the constant current control loop is used to control the input average current. Please refer to "Constant Current Control (CC)" on page 35 for more details.
SS	5	A capacitor placed from SS to ground will set up the soft-start ramp rate and in turn determine the soft-start time. Please refer to "Soft-Start" on page 30 for more details.

Submit Document Feedback 3 Intersil\* FN8808.1
December 24, 2015

## Functional Pin Description (Continued)

PIN NAME	PIN#	DESCRIPTION
IMON	6	IMON is the average current monitor pin for the sum of the two phases' inductor currents. It is used for average current limiting and average current protection functions.  The sourcing current from the IMON pin is the sum of the two CSA's outputs plus a fixed 17µA offset current. With each CSA sensing individual phase's inductor current, the IMON signal represents the sum of the two phases' inductor currents and it is the input current for the boost. A resistor in parallel with a capacitor are needed to be placed from IMON to ground. The IMON pin output current signal builds up the average voltage signal representing the average current sense signals.  A constant average current limiting function and an average current protection are implemented based on the IMON signal.  1. Constant Current Control: A Constant Current (CC) control loop is implemented to control the IMON average current signal equal to a 1.6V reference (VREF_CC), which ultimately limits the total input average current to a constant level.  2. Average Current Protection: If the IMON pin voltage is higher than 2V, the part will go into either Hiccup or Latch-off fault protection depending on the HIC/LATCH pin configuration.  Refer to "Average Current Sense for 2 Phases - IMON" on page 31 for more details.
TRACK	7	External reference input pin for the IC output voltage regulation loop to follow. The input reference signal can be either digital or analog signal selected by the ATRK/DTRK pin configuration.  If the TRACK function is not used, connect the TRACK pin to VCC and the internal VREF_1.6V will work as the reference. Refer to "Digital/Analog TRACK Function" on page 25 for more details.
PGOOD	8	Provides an open-drain power-good signal. Pull up this pin with a resistor to this IC's VCC for proper function. When the output voltage is within OV/UV thresholds and soft-start is completed, the internal PGOOD open-drain transistor is open and PGOOD is pulled HIGH. It will be pulled low once output UV/OV or input OV conditions are detected. Refer to <u>"PGOOD Signal" on page 30</u> for more details.
FSYNC	9	<ol> <li>A dual-function pin for switching frequency setting and synchronization defined as follows:.</li> <li>The PWM switching frequency can be programmed by a resistor R<sub>FSYNC</sub> from this pin to ground. The PWM frequency refers to a single-phase switching frequency in this datasheet. The typical programmable frequency range is 50kHz to 1.1MHz.</li> <li>The PWM switching frequency can also be synchronized to an external clock applied on the FSYNC pin. The FSYNC pin detects the input clock signal's rising edge that it is to be synchronized with. The typical detectable minimum pulse width of the input clock is 20ns. The rising edge of LG1 is delayed by 35ns from the rising edge of the input clock signal at the FSYNC pin. Once the internal clock is locked to the external clock, it will latch to the external clock. If the external clock on the FSYNC pin is removed, the switching frequency oscillator will shut down. The part will then detect PLL_LOCK fault and go to either Hiccup mode or Latch-off mode depending on the HIC/LATCHOFF pin configuration. If the part is set in Hiccup mode, the part will restart with frequency set by R<sub>FSYNC</sub>.</li> <li>The typical synchronization frequency range is 50kHz to 1.1MHz.</li> <li>The phase dropping mode is not allowed with external synchronization.</li> <li>Refer to "Oscillator and Synchronization" on page 28 for more details.</li> </ol>
HIC/LATCH	10	This pin is used to select either Hiccup or Latch-off response to faults including output overvoltage (monitoring the FB pin), output undervoltage (monitoring the FB pin, default inactive), V <sub>IN</sub> overvoltage (monitoring the FB pin), peak overcurrent protection (OC2_PEAK), and average current protection (monitoring the IMON pin), etc. HIC/LATCH = HIGH to have Hiccup fault response. HIC/LATCH = LOW to have Latch-off fault response. Either toggling the EN pin or recycling VCC POR resets the IC from Latch-off status.  Refer to "Selectable Hiccup or Latch-off Fault Response" on page 33 for more details.
DE/PHDRP	11	This pin is used to select Diode Emulation mode (DE), Phase Dropping (PH_DROP) mode or continuous conduction mode (CCM). There are 3 configurable modes: 1. DE mode; 2. DE plus PH_DROP mode; 3. CCM mode.  Refer to Table 2 on page 33 for the 3 configurable options.  The phase dropping mode is <b>not allowed</b> with external synchronization.
RBLANK	12	A resistor from this pin to ground programs the blanking time for current sensing after the PWM is ON (LG is ON). This blanking time is also termed as t <sub>MINON</sub> time meaning minimum ON-time once a PWM pulse is ON. Refer to "Minimum On-Time (Blank Time) Consideration" on page 28 for the selection of R <sub>BLANK</sub> .
PLLCOMP	13	This pin serves as the compensation node for the switching frequency clock's PLL (Phase Lock Loop). A second order passive loop filter connected between this pin and ground compensates the PLL loop. Refer to "Oscillator and Synchronization" on page 28 for more details.
EN	14	This pin is a threshold-sensitive enable input for the controller. When the EN pin is driven above 1.21V (typical), the ISL78227 is enabled and the internal LDO is activated to power up PVCC followed by a start-up procedure. Driving the EN pin below 0.95V will disable the IC and clear all fault states. Refer to "Enable" on page 30 for more details.
CLKOUT	15	This pin outputs a clock signal with same frequency to one phase's switching frequency. The rising edge signal on the CLKOUT pin is delayed by 90° from the rising edge of LG1 of the same IC. With CLKOUT connected to the FSYNC pin of the second ISL78227, a 4-phase interleaving operation can be achieved. Refer to "Oscillator and Synchronization" on page 28 for more details.

Submit Document Feedback 4 intersil FN8808.1
December 24, 2015

## Functional Pin Description (Continued)

PIN NAME	PIN#	DESCRIPTION
ВООТ2	16	This pin provides bias voltage to the Phase 2 high-side MOSFET driver. A bootstrap circuit is used to create a voltage suitable to drive the external N-channel MOSFET. A 0.47μF ceramic capacitor in series with a 1.5Ω resistor are recommended between the BOOT2 and PH2 pins. In the typical configuration, PVCC is providing the bias to BOOT2 through a fast switching diode. In applications where a high-side driver is not needed (standard boost application for example), BOOT2 is recommended to be connected to ground. The ISL78227 IC can detect BOOT2 being grounded during start-up and both the Phase 1 and Phase 2 high-side drivers will be disabled. In addition, PH1 and PH2 should also be tied to ground.
UG2	17	Phase 2 high-side gate driver output. This output can be disabled by tying either BOOT1 and PH1 to ground or BOOT2 and PH2 to ground.
PH2	18	Connect this pin to the source of the Phase 2 high-side MOSFETs and the drain of the low-side MOSFETs. This pin represents the return path for the Phase 2 high-side gate drive.
LG2	19	Phase 2 low-side gate driver output. It should be connected to the Phase 2 low-side MOSFETs' gates.
PGND	20	Provides the return path for the low-side MOSFET drivers. This pin carries a noisy driving current and traces connecting from this pin to the low-side MOSFET source and PVCC decoupling capacitor ground pad should be as short as possible. All the sensitive analog signal traces should not share common traces with this driver return path. Connect this pin to the ground copper plane (wiring away from the IC instead of connecting through the IC bottom PAD) through several vias as close as possible to the IC.
PVCC	21	Output of the internal linear regulator that provides bias for the low-side driver, high-side driver (PVCC connected to BOOTx through diodes) and VCC bias (PVCC and VCC are typically connected through a small resistor like 10Ω or smaller, which helps to filter out the noises from PVCC to VCC). The PVCC operating range is 4.75V to 5.5V. A minimum 10μF decoupling ceramic capacitor should be used between PVCC and PGND. Refer to "Internal 5.2V LDO" on page 36 for more details.
LG1	22	Phase 1 low-side gate driver output. It should be connected to the Phase 1 low-side MOSFETs' gates.
PH1	23	Connect this pin to the source of the Phase 1 high-side MOSFETs and the drain of the low-side MOSFETs. This pin represents the return path for the Phase 1 high-side gate drive.
UG1	24	Phase 1 high-side MOSFET gate drive output. This output can be disabled by tying either BOOT1 and PH1 to ground or BOOT2 and PH2 to ground.
B00T1	25	This pin provides bias voltage to the Phase 1 high-side MOSFET driver. A bootstrap circuit is used to create a voltage suitable to drive the external N-channel MOSFET. A 0.47μF ceramic capacitor in series with a 1.5Ω resistor are recommended between BOOT1 and PH1 pins. In typical configuration, PVCC is providing the bias to BOOT1 through a fast switching diode. In applications where a high-side driver is not needed (for example, standard boost application), the BOOT1 is recommended to be connected to ground. The ISL78227 IC can detect BOOT1 being grounded during start-up and both the Phase 1 and Phase 2 high-side drivers will be disabled. In addition, PH1 and PH2 should also be tied to ground.
VIN	26	Connect supply rail to this pin. Typically, connect boost input voltage to this pin. This pin is connected to the input of the internal linear regulator, generating the power necessary to operate the chip. The DC voltage applied to VIN should not exceed 55V during normal operation. VIN can withstand transients up to 60V, but in this case, the device's overvoltage protection will stop it from switching to protect itself. Refer to "Input Overvoltage Fault PROTECTION" on page 34 for more details.
ISEN1N	27	The ISEN1N pin is the negative potential input to the Phase 1 current sense amplifier. This amplifier continuously senses the Phase 1 inductor current through a power current sense resistor in series with the inductor. The sensed current signal is used for current mode control, peak current limiting, average current limiting and diode emulation.
ISEN1P	28	The ISEN1P pin is the positive potential input to the Phase 1 current sense amplifier.
ISEN2N	29	The ISEN2N pin is the negative potential input to the Phase 2 current sense amplifier. This amplifier continuously senses the Phase 2 inductor current through a power current sense resistor in series with the inductor. The sensed current signal is used for current mode control, peak current limiting, average current limiting and diode emulation.
ISEN2P	30	The ISEN2P pin is the positive phase input to the Phase 2 current sense amplifier.
ATRK/DTRK	31	The logic input pin to select the input signal format options for the TRACK pin. Pull this pin HIGH for the TRACK pin to accept analog input signals. Pull this pin LOW for the TRACK pin to accept digital input signals. Refer to "Digital/Analog TRACK Function" on page 25 for more details.
RDT	32	A resistor connected from this pin to ground programs the dead times between UGx OFF to LGx ON and LGx OFF to UGx ON to prevent shoot-through. Please refer to "Driver Configuration" on page 24 for the selection of RDT.
SGND	-	Signal ground bottom pad for the internal sensitive analog circuits to be referred to, also serves as thermal pad. Connect this pad to large ground plane. Put multiple vias (as many as possible) in this pad connecting to the ground copper plane to help reduce the IC's $\theta_{JA}$ . In layout power flow planning, avoid having the noisy high frequency pulse current flow through the SGND area.

Submit Document Feedback 5 intersil FN8808.1
December 24, 2015

## **Ordering Information**

PART NUMBER ( <u>Notes 1, 2, 3</u> )	PART MARKING	TEMP. RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
ISL78227ARZ	ISL7822 7ARZ	-40 to +125	32 Ld 5x5 WFQFN	L32.5x5H
ISL78227EV1Z	<b>Evaluation Board</b>			

#### NOTES:


- 1. Add "-T" suffix for 4k unit or "-T7A" suffix for 250 unit Tape and Reel options. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu-Ag plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL78227. For more information on MSL please see techbrief TB363.

#### **TABLE 1. KEY DIFFERENCES BETWEEN FAMILY OF PARTS**


PART NUMBER	TOPOLOGY	PMBus™	NTC	TRACK FUNCTION	PACKAGE
ISL78229ARZ	2-Phase Boost Controller	Yes	Yes	Yes	40 Ld 6x6 WFQFN
ISL78227ARZ	2-Phase Boost Controller	No	No	Yes	32 Ld 5x5 WFQFN

intersil Submit Document Feedback FN8808.1 December 24, 2015

## **Block Diagram**



## **Typical Application - 2-Phase Synchronous Boost**



ATRK/DTRK:

- = VCC to track analog signal = GND to track digital signal

Q1, Q2, Q3, Q4: 2 BUK9Y6R0-60E in parallel

- = VCC for HICCUP mode
- = GND for LATCHOFF mode

#### DE/PHDRP:

- = VCC for DE mode
- = FLOAT for DE and Phase-Drop mode
- = GND for CCM mode

FIGURE 4. TYPICAL APPLICATION 2-PHASE SYNCHRONOUS BOOST

## **Absolute Maximum Ratings**

/IN 0.3V to +60V	٧
PH1, PH20.3V to +60\	V
BOOT1, BOOT2, UG1, UG2	V
Jpper Driver Supply Voltage, V <sub>BOOTx</sub> - V <sub>PHx</sub>	V
PVCC, VCC 0.3V to +6.5V	V
SEN1P, ISEN1N, ISEN2P, ISEN2N	V
/ISENxP - VISENxN ±0.6\	V
All Other Pins 0.3V to VCC + 0.3V	V
SD Rating	
Human Body Model (Tested per AEC-Q100-002) 2k\	V
Charged Device Model (Tested per AEC-Q100-011)	
atch-Up Rating (Tested per AEC-Q100-004)	١

### **Thermal Information**

Thermal Resistance	$\theta_{JA}(^{\circ}C/W)$	$\theta_{\text{JC}}$ (°C/W)
32 LD 5x5 WFQFN Package (Notes 4, 5)	30	1.2
Maximum Junction Temperature (Plastic Packa	age)	+150°C
Maximum Storage Temperature Range	<del>(</del>	55°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

## **Recommended Operating Conditions**

VIN 5V	to +55V
PVCC, VCC4.75	V to 5.5V
PH1, PH20.3V	to +55V
Upper Driver Supply Voltage, V <sub>BOOTx</sub> - V <sub>PHx</sub>	.5V to 6V
ISEN1P to ISEN1N and ISEN2P to ISEN2N Differential Voltage	±0.3V
ISEN1P, ISEN1N, ISEN2P, ISEN2N Common Mode Voltage 4	V to 55V
Operational Junction Temperature Range (Automotive)40°C to	+125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES

- θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 5. For  $\theta_{1C}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

**Electrical Specifications** Refer to Figure 3 on page 7 and Typical Application Schematics (page 8). Operating conditions unless otherwise noted:  $V_{IN}$  = 12V,  $V_{PVCC}$  = 5.2V and  $V_{VCC}$  = 5.2V,  $T_A$  = -40°C to +125°C (Note 7). Typicals are at  $T_A$  = +25°C. Boldface limits apply across the operating temperature range, -40°C to +125°C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
SUPPLY INPUT			J		· ·	
Input Voltage Range	V <sub>IN</sub>	Switching, under the condition of internal LDO having dropout (V <sub>IN</sub> - PVCC) less than 0.25V	5		55	V
Input Supply Current to the VIN Pin (IC Enabled)	I <sub>Q_SW</sub>	EN = 5V, VIN = 12V, PVCC = VCC, BOOT1 and BOOT2 supplied by PVCC, R <sub>FSYNC</sub> = 40.2k (f <sub>SW</sub> = 300kHz), LGx = OPEN, UGx = OPEN		8.0	10.0	mA
	I <sub>Q_NON-SW</sub>	EN = 5V, VIN = 12V, PVCC = VCC, BOOT1 and BOOT2 supplied by PVCC, non-switching, LGx = OPEN, UGx = OPEN		6.0	8.5	mA
Input Supply Current to the VIN Pin (IC Shutdown)	I_SD_VIN_55V	EN = GND, VIN = 55V		0.2	1.0	μΑ
Input Bias Current (IC Shutdown) to Each of ISEN1P/ISEN1N/ISEN2P/ISEN2N Pins	I_SD_ISENxP/N	EN = GND, VIN = 55V ISEN1P (or ISEN1N/ISEN2P/ISEN2N) = 55V	-1	0	1	μΑ
INPUT OVERVOLTAGE PROTECTION			1		1	
VIN OVP Rising Threshold (Switching Disable)		EN = 5V, V <sub>IN</sub> rising	56.5	58.0	59.5	V
VIN OVP Trip Delay		EN = 5V, V <sub>IN</sub> rising		5		μs
INTERNAL LINEAR REGULATOR						
LDO Voltage (PVCC pin)	V <sub>PVCC</sub>	V <sub>IN</sub> = 6V to 55V, C <sub>PVCC</sub> = 4.7μF, I <sub>PVCC</sub> = 10mA	5.0	5.2	5.4	٧
LDO Saturation Dropout Voltage (PVCC pin)	V <sub>DROPOUT</sub>	V <sub>IN</sub> = 4.9V, C <sub>PVCC</sub> = 4.7μF, I_PVCC = 80mA		0.3		V
LDO Current Limit (PVCC pin)	I <sub>OC_LDO</sub>	V <sub>IN</sub> = 6V, V <sub>PVCC</sub> = 4.5V	130	195	250	mA
LDO Output Short Current Limit (PVCC pin)	I <sub>OCFB_LDO</sub>	V <sub>IN</sub> = 6V, V <sub>PVCC</sub> = 0V	50	100	160	mA

Submit Document Feedback 9 intersil FN8808.1

**Electrical Specifications** Refer to Figure 3 on page 7 and Typical Application Schematics (page 8). Operating conditions unless otherwise noted:  $V_{IN} = 12V$ ,  $V_{PVCC} = 5.2V$  and  $V_{VCC} = 5.2V$ ,  $T_A = -40$ °C to +125°C (Note 7). Typicals are at  $T_A = +25$ °C. Boldface limits apply across the operating temperature range, -40°C to +125°C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
POWER-ON RESET (For both PVCC and VCC)						
Rising V <sub>VCC</sub> POR Threshold	V <sub>PORH_VCC</sub>		4.35	4.50	4.75	V
Falling V <sub>VCC</sub> POR Threshold	V <sub>PORL_VCC</sub>		4.05	4.15	4.25	V
V <sub>VCC</sub> POR Hysteresis	V <sub>PORHYS_VCC</sub>			0.4		V
Rising V <sub>PVCC</sub> POR Threshold	V <sub>PORH_PVCC</sub>		4.35	4.50	4.75	V
Falling V <sub>PVCC</sub> POR Threshold	V <sub>PORL_PVCC</sub>		3.0	3.2	3.4	V
V <sub>PVCC</sub> POR Hysteresis	V <sub>PORHYS_PVCC</sub>			1.3		٧
Soft-Start Delay	tss_dly	From POR rising to initiation of soft-start.  R <sub>FSYNC</sub> = 61.9k, f <sub>SW</sub> = 200kHz, PLLCOMP pin network of R <sub>PLL</sub> = 3.24k, C <sub>PLL1</sub> = 6.8nF and C <sub>PLL2</sub> = 1nF		0.85		ms
EN						
Enable Threshold	V <sub>ENH</sub>	EN Rising	1.13	1.21	1.33	V
	V <sub>ENL</sub>	EN Falling	0.85	0.95	1.10	٧
	V <sub>EN_HYS</sub>	Hysteresis		250		mV
Input Impedance		EN = 4V	2	6		МΩ
PWM SWITCHING FREQUENCY						
PWM Switching Frequency (per phase)	Fosc	$R_{FSYNC} = 249k\Omega (0.1\%)$	46.0	50.2	54.5	kHz
		$R_{FSYNC} = 82.5k\Omega (0.1\%)$	142	150	156	kHz
		$R_{FSYNC} = 40.2k\Omega (0.1\%)$	290	300	310	kHz
		$R_{FSYNC} = 10k\Omega (0.1\%)$	990	1100	1170	kHz
Minimum Adjustable Switching Frequency				50		kHz
Maximum Adjustable Switching Frequency				1100		kHz
FSYNC Pin Voltage				0.5		V
Minimum ON-Time (Blanking Time) on LGx	t <sub>MINON_1</sub>	Minimum duty cycle, $C_{UG} = C_{LG} = OPEN$ $R_{BLANK} = 80$ kΩ (0.1%)	315	410	525	ns
	t <sub>MINON_2</sub>	Minimum duty cycle, $C_{UG} = C_{LG} = OPEN$ $R_{BLANK} = 50$ kΩ (0.1%)	175	260	325	ns
	t <sub>MINON_3</sub>	Minimum duty cycle, $C_{UG} = C_{LG} = OPEN$ $R_{BLANK} = 25k\Omega (0.1\%)$	100	140	180	ns
	t <sub>MINON_4</sub>	Minimum duty cycle, C <sub>UG</sub> = C <sub>LG</sub> = OPEN R <sub>BLANK</sub> = 10k	75	90	105	ns
Maximum Duty Cycle	D <sub>MAX</sub>	$\begin{aligned} &D_{MAX} = T\_LG\_ON/t_{SW}, V_{COMP} = 3.5V, \\ &f_{SW} = 300kHz, RDT = 18.2k\Omega, C_{UG} = OPEN, \\ &C_{LG} = OPEN \end{aligned}$	88.5	89.0	90.5	%
SYNCHRONIZATION (FSYNC PIN)						
Minimum Synchronization Frequency at FSYNC Input				50		kHz
Maximum Synchronization Frequency at FSYNC Input				1100		kHz
Input High Threshold	VIH		3.5			٧
Input Low Threshold	VIL				1.5	V
Input Minimum Pulse Width - Rise-to-Fall			20			ns

**Electrical Specifications** Refer to Figure 3 on page 7 and Typical Application Schematics (page 8). Operating conditions unless otherwise noted:  $V_{IN}$  = 12V,  $V_{PVCC}$  = 5.2V and  $V_{VCC}$  = 5.2V,  $T_A$  = -40°C to +125°C (Note 7). Typicals are at  $T_A$  = +25°C. Boldface limits apply across the operating temperature range, -40°C to +125°C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
Input Minimum Pulse Width - Fall-to-Rise			20			ns
Delay Time from Input Pulse Rising to LG1 Rising Edge Minus Dead Time t <sub>DT1</sub>		$C_{LG}$ = OPEN, RDT = $50k\Omega$		35		ns
Input Impedance		Input impedance before synchronization mode		1		kΩ
		Input impedance after synchronization mode		200		МΩ
CLKOUT						
CLKOUTH		I <sub>CLKOUT</sub> = 500μA	VCC - 0.5	VCC-0.1		V
CLKOUTL		I <sub>CLKOUT</sub> = -500μA		0.1	0.4	V
Output Pulse Width		C <sub>CLKOUT</sub> = 100pF, t <sub>SW</sub> is each phase's switching period		1/12*t <sub>SW</sub>		
Phase Shift from LG1 Rising Edge to CLKOUT Pulse Rising Edge		C <sub>LG1</sub> = OPEN, C <sub>CLKOUT</sub> = OPEN, f <sub>SW</sub> = 300kHz, t <sub>DT1</sub> = 60ns (Please refer to Figure 56 on page 28 for the timing diagram)		87		٥
SOFT-START						
Soft-Start Current	I <sub>SS</sub>		4.5	5.0	5.5	μΑ
Minimum Soft-Start Prebias Voltage				0		٧
Maximum Soft-Start Prebias Voltage				1.6		٧
Soft-Start Prebias Voltage Accuracy		V <sub>FB</sub> = 500mV	-25	0	25	m۷
Soft-Start Clamp Voltage	V <sub>SSCLAMP</sub>		3.25	3.47	3.70	٧
HICCUP RETRY DELAY (Please refer to "Selecta	ble Hiccup or La	tch-off Fault Response" on page 33 for details)		II.	l .	
Hiccup Retry Delay		If Hiccup fault response selected		500		ms
REFERENCE VOLTAGE FOR OUTPUT VOLTAGE R	EGULATION		l	II.	l	
System Reference Accuracy		Measured at the FB pin	1.576	1.600	1.620	V
FB Pin Input Bias Current		V <sub>FB</sub> = 1.6V, TRACK = Open	-0.05	0.01	0.05	μΑ
ERROR AMPLIFIER FOR OUTPUT VOLTAGE REG	ULATION (Gm1)			II.	l .	
Transconductance Gain				2		mA/\
Output Impedance				7.5		МΩ
Unity Gain Bandwidth		C <sub>COMP</sub> = 100pF from COMP pin to GND		3.3		MHz
Slew Rate		C <sub>COMP</sub> = 100pF from COMP pin to GND		±3		V/µs
Output Current Capability				±300		μΑ
Maximum Output Voltage			3.5	3.7		٧
Minimum Output Voltage				0.1	0.3	٧
PWM CORE						1
SLOPE Pin Voltage			480	500	520	m۷
SLOPE Accuracy		R <sub>SLOPE</sub> = 20k (0.1%)	-20	0	20	%
		R <sub>SLOPE</sub> = 40.2k (0.1%)	-20	3	20	%
Duty Cycle Matching		$V_{RSENx}$ = 30mV, $R_{SETx}$ = 665 $\Omega$ (0.1%), $R_{SLOPE}$ = 27k, $f_{SW}$ = 150kHz, $V_{COMP}$ = 2.52V, Measure $(t_{ON}\_L_{G2} - t_{ON}\_L_{G1})/(t_{ON}\_L_{G2} + t_{ON}\_L_{G1})*2$		3		%

Submit Document Feedback 11 intersil FN8808.1

December 24, 2015

**Electrical Specifications** Refer to Figure 3 on page 7 and Typical Application Schematics (page 8). Operating conditions unless otherwise noted:  $V_{IN}$  = 12V,  $V_{PVCC}$  = 5.2V and  $V_{VCC}$  = 5.2V,  $T_A$  = -40°C to +125°C (Note 7). Typicals are at  $T_A$  = +25°C. Boldface limits apply across the operating temperature range, -40°C to +125°C. (Continued)

SYMBOL	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
	Accuracy becomes worse when lower than 4V		4		V
			55		V
VISENXP - VISENXN			±0.3		V
I <sub>SENxP/N_BIAS</sub>	SENXP/N_BIAS Sourcing out of pin, EN = 5V, VISENXN = VISENXP, VCM = 4V to 55V		123	150	μΑ
•					
V <sub>ZCD_CSA</sub>	Measures voltage threshold before R <sub>SEN</sub> at CSA inputs (equivalent to the voltage across the current sense shunt resistor), $R_{SET} = 665\Omega \ (0.1\%)$	-4.0	1.3	6.0	mV
1		1			
V <sub>PHDRP_TH_F</sub>	When V <sub>IMON</sub> falls below V <sub>PHDRP_TH_F</sub> , drop off Phase 2	1.0	1.1	1.2	V
V <sub>PHADD_TH_R</sub>	When V <sub>IMON</sub> rise above V <sub>PHADD_TH_R</sub> , add back Phase 2		1.15	1.25	V
V <sub>PHDRP_HYS</sub>	When V <sub>IMON</sub> <v<sub>PHDRP_TH_F - V<sub>PHDrop</sub>_HYS, Add back Phase 2</v<sub>	45	50	55	mV
G (OC1)					
V <sub>OC1</sub>	Cycle-by-cycle current limit threshold ( $I_{OC1\_TH} = 80\mu A$ , compared with $I_{SENx}$ ). Measures the voltage threshold before $R_{SETx}$ at CSA Inputs (equivalent to the voltage across the current sense shunt resistor), $R_{SETx} = 665\Omega \ (0.1\%)$	<b>40</b> 53		65	mV
	C <sub>LG</sub> = OPEN, from the time V <sub>OC1</sub> tripped to LG falling.		50		ns
_PEAK, (Refer to	"Peak Overcurrent Fault (OC2 PEAK) Protection	n" on page	35 for deta	ails)	
V <sub>OC2</sub>	Peak current hiccup protection threshold ( $I_{OC2\_TH} = 105\mu\text{A}$ , compared with $I_{SENx}$ ). Measures the voltage threshold before $R_{SETx}$ at CSA Inputs (equivalent to the voltage across the current sense shunt resistor), $R_{SETx} = 665\Omega (0.1\%)$		70	85	mV
			3		cycles
(OC_NEG)				•	•
Voc_neg	Negative Current Cycle-by-Cycle Limit (I <sub>OC_NEG_TH</sub> = -48µA, compared with I <sub>SENx</sub> ). Measures the voltage threshold before R <sub>SETx</sub> at CSA Inputs (equivalent to the voltage across the current sense shunt resistor),		-32		mV
	VISENXP - VISENXN  ISENXP/N_BIAS  VZCD_CSA  VPHDRP_TH_F  VPHADD_TH_R  VPHDRP_HYS  G (OC1)  VOC1  PEAK, (Refer to :  VOC2	VISENXP - VISENXN   Sourcing out of pin, EN = 5V, VISENXN   VISENXN   VISENXN = VISENXP, VCM = 4V to 55V	Accuracy becomes worse when lower than	Accuracy becomes worse when lower than   4	Accuracy becomes worse when lower than   A   A

Submit Document Feedback 12 intersil FN8808.1
December 24, 2015

**Electrical Specifications** Refer to Figure 3 on page 7 and Typical Application Schematics (page 8). Operating conditions unless otherwise noted:  $V_{IN}$  = 12V,  $V_{PVCC}$  = 5.2V and  $V_{VCC}$  = 5.2V,  $T_A$  = -40°C to +125°C (Note 7). Typicals are at  $T_A$  = +25°C. Boldface limits apply across the operating temperature range, -40°C to +125°C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 6)	TYP	MAX (Note 6)	UNIT
AVERAGE CONSTANT CURRENT CONTROL LOOP					•	
IMON Current Accuracy		$V_{RSENx}$ = 30mV, $R_{SETx}$ = 665 $\Omega$ (0.1%), with ISENxP/N pins biased at 4V or 55V common mode voltage	27.0	28.3	29.5	μΑ
IMON Offset Current		$V_{RSENx}$ = 0V, $R_{SET}$ = 665 $\Omega$ (0.1%), with ISENxP/N pins biased at 4V or 55V common mode voltage	16	17	18	μΑ
Constant Current Control Reference Accuracy	VREFCC	Measure the IMON pin	1.575	1.600	1.625	٧
AVERAGE OVERCURRENT FAULT PROTECTION O	<b>C_AVG</b> , (Refer to	"Average Overcurrent Fault (OC_AVG) Protection	on" on page	<u>36</u> for det	tails)	
OC_AVG Fault Threshold at the IMON Pin			1.9	2.0	2.1	٧
OC_AVG Fault Trip Delay				1		μs
GATE DRIVERS						
UG Source Resistance	R <sub>UG_SOURCE</sub>	100mA source current, V <sub>BOOT</sub> - V <sub>PH</sub> = 4.4V		1.2		Ω
UG Source Current	I <sub>UG_SOURCE</sub>	V <sub>UG</sub> - V <sub>PH</sub> = 2.5V, V <sub>BOOT</sub> - V <sub>PH</sub> = 4.4V		2		Α
UG Sink Resistance	R <sub>UG_SINK</sub>	100mA sink current, V <sub>BOOT</sub> - V <sub>PH</sub> = 4.4V		0.6		Ω
UG Sink Current	I <sub>UG_SINK</sub>	V <sub>UG</sub> - V <sub>PH</sub> = 2.5V, V <sub>BOOT</sub> - V <sub>PH</sub> = 4.4V		2.0		Α
LG Source Resistance	R <sub>LG_SOURCE</sub>	100mA source current, PVCC = 5.2V		1.2		Ω
LG Source Current	I <sub>LG_SOURCE</sub>	V <sub>LG</sub> - PGND = 2.5V, PVCC = 5.2V		2.0		Α
LG Sink Resistance	R <sub>LG_SINK</sub>	100mA sink current, PVCC = 5.2V		0.55		Ω
LG Sink Current	I <sub>LG_SINK</sub>	V <sub>LG</sub> - PGND = 2.5V, PVCC = 5.2V		3		Α
UG to PH Internal Resistor				50		kΩ
LG to PGND Internal Resistor				50		kΩ
BOOT-PH UVLO Detection Threshold			2.8	3.0	3.2	٧
BOOT-PH UVLO Detection Threshold Hysteresis			0.09	0.15	0.22	٧
Dead Time Delay - UG Falling to LG Rising	t <sub>DT1</sub>	C <sub>UG</sub> = C <sub>LG</sub> = OPEN, R <sub>DT</sub> = 10k (0.1%)	55	70	85	ns
Dead Time Delay - LG Falling to UG Rising	t <sub>DT2</sub>	C <sub>UG</sub> = C <sub>LG</sub> = OPEN, R <sub>DT</sub> = 10k (0.1%)	65	80	95	ns
Dead Time Delay - UG Falling to LG rising	t <sub>DT1</sub>	$C_{UG} = C_{LG} = OPEN, R_{DT} = 18.2k\Omega (0.1\%)$	85	100	115	ns
Dead Time Delay - LG Falling to UG Rising	t <sub>DT2</sub>	$C_{UG} = C_{LG} = OPEN, R_{DT} = 18.2k\Omega (0.1\%)$	95	110	125	ns
Dead Time Delay - UG Falling to LG Rising	t <sub>DT1</sub>	$C_{UG} = C_{LG} = OPEN, R_{DT} = 50k\Omega (0.1\%)$	185	210	240	ns
Dead Time Delay - LG Falling to UG Rising	t <sub>DT2</sub>	$C_{UG} = C_{LG} = OPEN, R_{DT} = 50k\Omega (0.1\%)$	205	230	260	ns
Dead Time Delay - UG Falling to LG Rising	t <sub>DT1</sub>	$C_{UG} = C_{LG} = OPEN, R_{DT} = 64.9k\Omega (0.1\%)$	235	265	295	ns
Dead Time Delay - LG Falling to UG Rising	t <sub>DT2</sub>	$C_{UG} = C_{LG} = OPEN, R_{DT} = 64.9k\Omega (0.1\%)$	260	290	320	ns
OUTPUT OVERVOLTAGE DETECTION/PROTECTIO	N MONITOR THE	FB PIN, (Refer to "Output Overvoltage fault PR	OTECTION"	on page 3	4 for detail	s)
FB Overvoltage Rising Trip Threshold	V <sub>FBOV_RISE</sub>	Percentage of VREF_1.6V (Selectable Hiccup/Latch-off response)	118	120	122	%
FB Overvoltage Falling Recovery Threshold	V <sub>FBOV_FALL</sub>	Percentage of VREF_1.6V (Selectable Hiccup/Latch-off response)	114	116	118	%
Overvoltage Threshold Hysteresis				4		%
FB Overvoltage Trip Delay				1		μs

Submit Document Feedback 13 intersil\*

**Electrical Specifications** Refer to Figure 3 on page 7 and Typical Application Schematics (page 8). Operating conditions unless otherwise noted:  $V_{IN}$  = 12V,  $V_{PVCC}$  = 5.2V and  $V_{VCC}$  = 5.2V,  $T_A$  = -40°C to +125°C (Note 7). Typicals are at  $T_A$  = +25°C. Boldface limits apply across the operating temperature range, -40°C to +125°C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 6)	ТҮР	MAX (Note 6)	UNIT
OUTPUT UNDERVOLTAGE DETECTION (MONIT	TOR THE FB PIN, (Re	fer to <u>"Output Undervoltage indication" on pag</u>	e 34 for de	tails)		
Undervoltage Falling Trip Threshold	V <sub>FBUVREF_FALL</sub>	Percentage of VREF_1.6V	78	80	82	%
Undervoltage Rising Recovery Threshold	V <sub>FBUVREF_RISE</sub>	Percentage of VREF_1.6V	82.5	84.0	86.5	%
Undervoltage Threshold Hysteresis				4		%
POWER-GOOD MONITOR (PGOOD PIN)	<u> </u>					
PGOOD Leakage Current		PGOOD HIGH, V <sub>PGOOD</sub> = 5V			1	μΑ
PGOOD Low Voltage		PGOOD LOW, I <sub>PGOOD</sub> = 0.5mA		0.06	0.40	٧
PGOOD Rising Delay (DE mode)		The PGOOD rising delay from  V <sub>SSPIN</sub> = V <sub>SSPCLAMP</sub> (3.47V) and  VREF_TRK ≥ 0.3V to PGOOD HIGH when DE mode is selected (DE/PHDRP = VCC or FLOAT)		0.5		ms
PGOOD Rising Delay (CCM mode)		The PGOOD rising delay from V <sub>SSPIN</sub> = V <sub>SSPCLAMP</sub> (3.47V) and VREF_TRK ≥ 0.3V to PGOOD HIGH when CCM mode is selected (DE/PHDRP = GND)		100		ms
PGOOD Falling Blanking Time				10		μs
HIC/LATCH, ATRK/DTRK PIN DIGITAL LOGIC	INPUT					
Input Leakage Current		EN <1V	-1		1	μΑ
Input Pull Down Current EN >2V, Pin Voltage = 2.1V		EN >2V, Pin Voltage = 2.1V	0.7	1.0	2.0	μΑ
Logic Input Low					0.8	٧
Logic Input High			2.1			٧
DE/PHDRP PIN DIGITAL LOGIC INPUT (HIGH,	/LOW/FLOAT)					
Input Leakage Current			-1		1	μΑ
FLOAT Impedance - PIN to VCC		PIN = GND	100	200	300	kΩ
FLOAT Impedance - PIN to GND		PIN = VCC	100	200	300	kΩ
Output Voltage on FLOAT Pin		PIN = FLOAT	2.1	2.6	2.7	٧
Tri-State Input Voltage MAX					3	٧
Tri-State Input Voltage MIN			1.8			V
Logic Input Low		PIN voltage falling			0.7	٧
Logic Input High		PIN voltage rising	VCC - 0.4			V
TRACK PIN - DIGITAL INPUT LOGIC					•	
Input Leakage Current		EN <1V, pin voltage = 5V, V <sub>CC</sub> = 0V	-1		1	μΑ
Input Pull-Up Current		EN >2V, pin voltage = OV, V <sub>CC</sub> = 5V	0.8	1.1	1.5	μΑ
Input Pull-Up Current Compliance Voltage		EN >2V, pin open		2.5		٧
Logic Input Low		PIN voltage falling			0.8	٧
Logic Input High		PIN voltage rising	2			٧

Submit Document Feedback 14 intersil FN8808.1

December 24, 2015

**Electrical Specifications** Refer to Figure 3 on page 7 and Typical Application Schematics (page 8). Operating conditions unless otherwise noted:  $V_{IN}$  = 12V,  $V_{PVCC}$  = 5.2V and  $V_{VCC}$  = 5.2V,  $T_A$  = -40°C to +125°C (Note 7). Typicals are at  $T_A$  = +25°C. Boldface limits apply across the operating temperature range, -40°C to +125°C. (Continued)

PARAMETER	SYMBOL TEST CONDITIONS		MIN (Note 6)	TYP	MAX (Note 6)	UNIT
Duty Cycle Conversion (FB accuracy)		0% duty cycle input, measure at the FB pin		0		٧
		25% duty cycle input, frequency = 400kHz, measure at the FB pin	0.600	0.625	0.650	V
		50% duty cycle input, frequency = 400kHz, measure at the FB pin	1.218	1.253	1.288	V
		60% duty cycle input, measure at the FB pin	1.45	1.49	1.53	٧
TRACK PIN - ANALOG INPUT						
Input Leakage Current		V <sub>TRACK</sub> = 1.6V, leakage current into this pin to ground		-0.6	-0.3	μA
TRACK Input Reference Voltage Range			0		1.6	٧
TRACK Input Reference Voltage Accuracy		Measure at the FB pin, V <sub>TRACK</sub> = 1.5V	-4.0	-0.5	4.0	%
		Measure at the FB pin, V <sub>TRACK</sub> = 0.5V	-6.0	1.8	6.0	%
TRACK SS_DONE Detection Threshold			0.29	0.30	0.31	٧
OVER-TEMPERATURE PROTECTION	-		1			
Over-Temperature Trip Point				160		°C
Over-Temperature Recovery Threshold				145		°C

#### NOTES:

- 6. Compliance to datasheet limits are assured by one or more methods: production test, characterization and/or design.
- 7. The IC is tested in conditions with minimum power dissipations in the IC meaning  $T_A \approx T_J$ .

# **Performance Curves** Unless otherwise specified, operating conditions for the oscilloscope waveforms are $V_{IN} = 12V$ , $V_{OUT} = 36V$ and $T_A = +25$ °C.




FIGURE 5. EFFICIENCY vs LOAD, 2-PHASE BOOST, 3 MODES OPERATION,  $f_{SW}$  = 200kHz,  $V_{IN}$  = 12V,  $V_{OUT}$  = 36V,  $T_A$  = +25°C




FIGURE 6. EN INTO PREBIASED OUTPUT, CCM MODE (DE/PHDRP = GND),  $I_{OUT} = 0A$ 




FIGURE 7. EN ON AND INITIALIZATION TO START-UP,  $I_{OUT} = 0A$ 




FIGURE 8. SOFT-START, CCM MODE (DE/PHDRP = GND),  $I_{OUT}$  = 8A




FIGURE 9. EN ON AND INITIALIZATION TO START-UP,  $I_{\mbox{OUT}} = 0 \mbox{A}$ 




FIGURE 10. SOFT-START, DE+PHDROP MODE (DE/PHDRP = FLOAT),  $I_{OUT}$  = 8A

 $V_{OUT} = 36V$  and  $T_A = +25$ °C. (Continued)




FIGURE 11. SOFT-START, DE MODE (DE/PHDRP = VCC),  $I_{OUT}$  = 8A




FIGURE 12. EN SHUTDOWN, PVCC/PGOOD/SS FALL, I<sub>OUT</sub> = 0A




FIGURE 13. EN SHUTDOWN, I<sub>OUT</sub> = 8A




FIGURE 14. CCM MODE (DE/PHDRP = GND), PHASE 1 INDUCTOR RIPPLE CURRENT,  $I_{OUT}$  = 0A




FIGURE 15. EN SHUTDOWN,  $I_{OUT} = 8A$ 




FIGURE 16. CCM MODE (DE/PHDRP = GND), PHASE 1 INDUCTOR RIPPLE CURRENT,  $I_{OUT}$  = 0A

## **Performance Curves** Unless otherwise specified, operating conditions for the oscilloscope waveforms are $V_{IN} = 12V$ , $V_{OUT}$ = 36V and $T_A$ = +25 °C. (Continued)

PGOOD 4.0V/DIV **V<sub>OUT</sub> 1.0V/DIV WITH 36V OFFSET** PH1 20.0V/DIV

FIGURE 17. DE MODE (DE/PHDRP = VCC), DIODE EMULATION OPERATION, PULSE SKIPPING, IOUT = 0A

5µs/DIV




FIGURE 18. DE MODE (DE/PHDRP = VCC), DIODE EMULATION OPERATION, I<sub>OUT</sub> = 29mA




FIGURE 19. DE MODE (DE/PHDRP = VCC), PH1 AND PH2 DIODE EMULATION OPERATION, PULSE SKIPPING, I<sub>OUT</sub> = 7mA




FIGURE 20. DE+PH\_DROP MODE (DE/PHDRP = FLOAT), PH1 DIODE EMULATION WITH PH2 DROPPED, I<sub>OUT</sub> = 29mA




FIGURE 21. DE+PHDRP MODE (DE/PHDRP = FLOAT), PH1 DIODE **EMULATION WITH PH2 DROPPED, I<sub>OUT</sub> = 7mA** 




FIGURE 22. DE+PHDRP MODE (DE/PHDRP = FLOAT), PH2 ADDED AND DROPPED, UNDER TRANSIENT STEP LOAD OF 1A TO 8A

 $V_{OUT}$  = 36V and  $T_A$  = +25 °C. (Continued)




FIGURE 23. ANALOG TRACKING 100Hz SINUSOIDAL SIGNAL, CCM MODE (DE/PHDRP = GND), ATRK/DTRAK = VCC, I<sub>OUT</sub> = 1A




FIGURE 24. ANALOG TRACKING 300Hz SINUSOIDAL SIGNAL AT THE TRACK PIN, CCM MODE (DE/PHDRP = GND), ATRK/DTRAK = VCC, I<sub>OUT</sub> = 1A




FIGURE 25. STEADY-STATE OPERATION OF INPUT CONSTANT CURRENT MODE, I<sub>IN</sub> CONTROLLED AT 43A CONSTANT,  $V_{OUT} = 19.5V$ 




FIGURE 26. DIGITAL TRACKING (TRACKING SIGNAL, FREQUENCY = 400kHz, D = 0.5, V<sub>OUT</sub> = 28.3V




FIGURE 27. LOAD CURRENT KEEP INCREASING FROM NO LOAD TO OVERLOAD (25A),  $V_{\mbox{\scriptsize OUT}}$  STARTS TO DROP WHEN INPUT CONSTANT CURRENT MODE STARTS TO WORK, INPUT **CURRENT IS FINALLY CONTROLLED TO BE CONSTANT** 




FIGURE 28. DIGITAL TRACKING (TRACKING SIGNAL, FREQUENCY = 400kHz, D = 0.3),  $V_{OUT} = 17V$ 

 $V_{OUT} = 36V$  and  $T_A = +25$ °C. (Continued)




FIGURE 29. DIGITAL TRACKING, (TRACKING SIGNAL, FREQUENCY = 200kHz, D = 0.5), V<sub>OUT</sub> = 28.3V




FIGURE 30. DE MODE (DE/PHDRP = VCC), TRANSIENT RESPONSE,  $I_{OUT}$  = 0.03A TO 8A STEP LOAD




FIGURE 31. CCM MODE (DE/PHDRP = GND), TRANSIENT RESPONSE,  $I_{\hbox{\scriptsize OUT}}$  = 0A TO 8A STEP LOAD




FIGURE 32. DE+PH\_DROP MODE (DE/PHDRP = FLOAT), TRANSIENT RESPONSE,  $I_{OUT}$  = 1A TO 8A STEP LOAD




FIGURE 33. SHUTDOWN CURRENT AT THE VIN PIN I\_SD vs TEMPERATURE, V<sub>IN</sub> = 55V




FIGURE 34. IC OPERATIONAL QUIESCENT CURRENT vs
TEMPERATURE, IC SWITCHING, NO LOAD ON LGX AND
UGX

 $V_{OUT}$  = 36V and  $T_A$  = +25 °C. (Continued)




FIGURE 35. IC OPERATIONAL QUIESCENT CURRENT vs
TEMPERATURE, IC NOT SWITCHING




FIGURE 36.  $V_{REF\_CC}$  SYSTEM ACCURACY VS TEMPERATURE, MEASURED AT THE IMON PIN,  $V_{REF\_CC} = 1.6V$ 




FIGURE 37. IMON OUTPUT CURRENT ACCURACY (CURRENT SENSING SIGNAL OUTPUT) vs TEMPERATURE,  $V_{RSENx}=30\text{mV},\,R_{SETx}=665\Omega\,(0.1\%)$ 




FIGURE 38. VREF\_1.6V SYSTEM ACCURACY vs TEMPERATURE,
MEASURED AT THE FB PIN




FIGURE 39. INTERNAL LDO DROPOUT VOLTAGE vs TEMPERATURE, 80 ma load current on LDO output (PVCC)




FIGURE 40. INTERNAL LDO OVERCURRENT THRESHOLD AND ITS FOLDBACK OVERCURRENT THRESHOLD vs TEMPERATURE

 $V_{OUT} = 36V$  and  $T_A = +25$ °C. (Continued)




FIGURE 41. V<sub>IN</sub> OV RISING THRESHOLD vs TEMPERATURE




FIGURE 42. PVCC/VCC POR RISING THRESHOLD vs TEMPERATURE




FIGURE 43. OC1 VOLTAGE THRESHOLD (ACROSS RSEN) vs TEMPERATURE




FIGURE 44. PVCC/VCC POR FALLING THRESHOLD VS TEMPERATURE




FIGURE 45. ANALOG TRACKING REFERENCE SYSTEM ACCURACY vs TEMPERATURE, MEASURED AT THE FB PIN,  $V_{\mbox{TRACK}} = 0.5 \mbox{V}$ 




FIGURE 46. ANALOG TRACKING REFERENCE SYSTEM ACCURACY vs TEMPERATURE, MEASURED AT THE FB PIN, V<sub>TRACK</sub> = 1.5V

 $V_{OUT} = 36V$  and  $T_A = +25$ °C. (Continued)




FIGURE 47. DIGITAL TRACKING REFERENCE SYSTEM ACCURACY vs TEMPERATURE, MEASURED AT THE FB PIN, DUTY **CYCLE OF TRACK PIN SIGNAL IS 0.5** 




FIGURE 48. GATE DRIVE DEAD TIME vs TEMPERATURE,  $R_{DT} = 10k$ , t<sub>DT1</sub> REFERS TO UG FALLING TO LG RISING, t<sub>DT2</sub> REFERS TO LG FALLING TO UG RISING




FIGURE 49. GATE DRIVE DEAD TIME vs TEMPERATURE,  $R_{DT}$  = 18.2k,  $t_{DT1}$  REFERS TO UG FALLING TO LG RISING,  $t_{DT2}$  REFERS TO LG FALLING TO **UG RISING** 

Submit Document Feedback 23 intersil FN8808.1 December 24, 2015

## **Operation Description**

The ISL78227 is a 2-phase synchronous boost controller with integrated drivers. It supports wide input and output ranges of 5V to 55V during normal operation and the VIN pin withstands transients up to 60V.

The ISL78227 is integrated with 2A sourcing/3A sinking strong drivers to support high efficiency and high current synchronous boost applications. The drivers have a unique feature of adaptive dead time control of which the dead time can be programmed for different external MOSFETs, achieving both optimized efficiency and reliable MOSFET driving. The ISL78227 has selectable diode emulation and phase dropping functions for enhanced light-load efficiency.

The PWM modulation method is a constant frequency Peak Current Mode Control (PCMC), which have benefits of input voltage feed-forward, a simpler loop to compensate compared to voltage mode control and inherent current sharing capability.

The ISL78227 offers a track function with unique features of accepting either digital or analog signals for the user to adjust reference voltage externally. The digital signal track function greatly reduces the complexity of the interface circuits between the central control unit and the boost regulator. Equipped with cycle-by-cycle positive and negative current limiting, the track function can be reliably facilitated to achieve an envelope tracking feature in audio amplifier applications, which can significantly improve system efficiency.

In addition to the cycle-by-cycle current limiting, the ISL78227 is implemented with a dedicated average Constant Current (CC) control loop for input current. For devices having only peak current limiting, the average current under peak current limiting varies quite largely because the inductor ripple varies with changes of  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  and tolerances of  $f_{\text{SW}}$  and inductors. The ISL78227's unique CC control feature is able to have the average input current accurately controlled to be constant without shutdown. Under certain constant input voltage, this means constant power limiting, which is especially useful for the boost converter. It helps the user optimize the system with the power devices' capability fully utilized by well controlled constant input power.

Details of the functions are described in the following sections.

#### **Synchronous Boost**

In order to improve efficiency, the ISL78227 employs synchronous boost architecture as shown in <a href="Figure 4 on page 8">Figure 4 on page 8</a>. The UGx output drives the high-side synchronous MOSFET, which replaces the freewheeling diode and reduces the power losses due to the voltage drop of the freewheeling diode.

While the boost converter is operating in steady state Continuous Conduction Mode (CCM), with each phase's low-side MOSFET controlled to turn on with duty cycle D and ideally the upper MOSFET will be ON for (1-D). Equation 1 shows the input to output voltage DC transfer function for boost is:

$$V_{OUT} = \frac{V_{IN}}{1 - D}$$
 (EQ. 1)

#### **DRIVER CONFIGURATION**

As shown in Figure 4 on page 8, the upper side UGx drivers are biased by the  $C_{BOOTx}$  voltage between BOOTx and PHx (where "x" indicates the specific phase number and same note applied throughout this document).  $C_{BOOTx}$  is charged by a charge pump mechanism. PVCC charges BOOTx through the Schottky diode  $D_{BOOTx}$  when LGx is high pulling PHx low. BOOTx rises with PHx and maintains the voltage to drive UGx as the  $D_{BOOTx}$  is reverse biased.

At start-up, the charging to  $C_{BOOTx}$  from 0 to ~4.5V will cause PVCC to dip a little. So a typical 5.1 $\Omega$  resistor  $R_{PVCCBT}$  is recommended between PVCC and  $D_{BOOTx}$  to prevent PVCC from falling below VPORL\_PVCC. The typical value for  $C_{BOOTx}$  is 0.47 $\mu$ F.

The BOOTx to PHx voltage is monitored by UVLO circuits. When BOOTx to PHx falls below a 3V threshold, the UGx output is disabled. When BOOTx to PHx rises back to be above this threshold plus 150mV hysteresis, the high-side driver output is enabled.

For standard boost application when upper side drivers are not needed, both UG1 and UG2 can be disabled by connecting either BOOT1 or BOOT2 to ground before part start-up initialization. PHx should be connected to ground.

#### PROGRAMMABLE ADAPTIVE DEAD TIME CONTROL

The UGx and LGx drivers are designed to have an adaptive dead time algorithm that optimizes operation with varying operating conditions. In this algorithm, the device detects the off timing of LGx (UGx) voltages before turning on UGx (LGx).

In addition to the adaptive dead time control, the dead time between UGx ON and LGx ON can be programmed by the resistor at the RDT pin. The typical range of programmable dead time is 55ns to 200ns, or larger. This is intended for different external MOSFETs applications to adjust the dead time, maximizing the efficiency while at the same time preventing shoot-through. Refer to Figure 50 on page 25 for the selection of the RDT resistor and dead time, where t<sub>DT1</sub> refers to the dead time between UG Falling to LG rising, and t<sub>DT2</sub> refers to the dead time between LG Falling to UG rising. The dead time is smaller with a lower value RDT resistor, and it's clamped to minimum 57ns when RDT is shorted to ground. Since a current as large as 4mA will be pulled from the RDT pin if the RDT pin is shorted to ground, it is recommended to use  $5k\Omega$  as the smallest value for the RDT resistor where the current drawing from the RDT pin is  $0.5V/5k\Omega = 100\mu A.$ 




FIGURE 50. DEAD TIME vs RDT,  $t_{DT1}$  REFERS TO UG FALLING TO LG RISING,  $t_{DT2}$  REFERS TO LG FALLING TO UG RISING

#### **PWM Control**

The ISL78227 uses fixed frequency peak current mode control architecture. As shown in Figure 3 on page 7 and the typical schematic diagram, error amplifier (Gm1) compares the FB pin voltage and reference voltage and generates a voltage loop error signal at the COMP pin. This error signal is compared with the current ramp signal (VRAMP) by the PWM comparator. The PWM comparator output combined with fixed frequency clock signal controls the SR flip-flop to generate the PWM signals (Refer to "Peak Current Mode Control" on page 26).

### **OUTPUT VOLTAGE REGULATION LOOP**

The resistor divider  $R_{FB2}$  and  $R_{FB1}$  from  $V_{OUT}$  to FB (Figure 4 on page 8) can be selected to set the desired  $V_{OUT}$ .  $V_{OUT}$  can be calculated by Equation 2.

$$V_{OUT} = V_{REF} \cdot \left(1 + \frac{R_{FB2}}{R_{FB1}}\right)$$
 (EQ. 2)

Where in normal operation after soft-start,  $V_{REF}$  can be either VREF\_1.6V or VREF\_TRK whichever is lower.

There are 3 inputs for the reference voltage for Gm1: soft-start ramp SS, VREF\_TRK and VREF\_1.6V. The Gm1 uses the lowest value among SS, VREF\_TRK and VREF\_1.6V. SS, VREF\_TRK and VREF\_1.6V are valid for Gm1 during and after soft-start. In general application, VREF\_TRK is normally HIGH before soft-start and SS normally ramps up from a voltage lower than VREF\_TRK and VREF\_1.6V, in which case SS controls the output voltage ramp-up during soft-start. After soft-start is complete, the user can adjust VREF\_TRK for the desired voltage. Since VREF\_TRK is valid before soft-start, to set VREF\_TRK to be lower than SS can make the SS ramp ineffective since Gm1 uses the lower VREF\_TRK voltage. In such a case, the VREF\_TRK becomes the real soft-start ramp that controls the output voltage ramp-up.

#### **Digital/Analog TRACK Function**

The TRACK input provides an external reference voltage to be applied for the output voltage loop to follow, which is useful if the user wants to change the output voltage as required. An example is to employ envelope tracking technology in audio power amplifier applications. The ISL78227 boost stage output is powering the audio power amplifier stage input, where the boost output tracks the music envelope signal applied at the TRACK pin. Ultimately, higher system efficiency can be achieved.

The TRACK pin can accept either a digital signal or an analog signal by configuring the ATRK/DTRK pin to be connected to ground or VCC. Figure 51 on page 26 shows the track function block diagram. VREF\_TRK is fed into Gm1 as one of the reference voltages. The Gm1 takes the lowest voltage of SS, VREF\_TRK and VREF\_1.6V as the actual reference. When VREF\_TRK is the lowest voltage, it becomes the actual reference voltage for Gm1 and the output voltage can be adjusted with TRACK signal changes. Regarding the effective VREF\_TRK range:

- There is no limit for the minimum voltage on the TRACK pin, but note the lower reference voltage and the lower voltage feedback regulation accuracy. Note the SS\_DONE signal is checking VREF\_TRK ≥0.3V as one of the conditions (refer to Figure 58 on page 29 and t<sub>8</sub>-t<sub>9</sub> description on page 30). Also, for the boost converter, the regulated output minimum voltage is usually the input voltage minus the upper MOSFET's body diode drop, in which case, the corresponding voltage at FB voltage is the minimum effective voltage for the VREF\_TRK.
- The Gm1 takes the lowest voltage of SS, VREF\_TRK and VREF\_1.6V as the actual reference. The maximum effective range for VREF\_TRK is determined by VREF\_1.6V or SS signal, whichever is lower. For example, after soft-start, when the SS pin equals to 3.47V (typical), the maximum effective voltage for VREF\_TRK is 1.6V (VREF\_1.6V).

When ATRK/DTRK = GND (DTRK mode), the TRACK pin accepts digital signal inputs. VREF\_TRK (as one of the references input for the error amplifier Gm1) equals to the average duty cycle value of the PWM signal's at the TRACK pin. As shown in Figure 51 on page 26, the MUX is controlled by the ATRK/DTRK pin configurations. When ATRK/DTRK = GND, the MUX connects the output of the Q1 and Q2 switch bridge to the input of a 2-stage RC filter (R1, C1, R2 and C2). The PWM signal at the TRACK pin controls Q1 and Q2 to chop the 2.5V internal reference voltage. The phase node of Q1 and Q2 is a PWM signal with accurate 2.5V amplitude and duty cycle D, where D is the input PWM duty cycle on the TRACK input pin. The RC filter smooths out the PWM AC components and the voltage VREF\_TRK after the RC filter becomes a DC voltage equal to 2.5V\*D:

$$V_{REFTRK} = 2.5 \cdot D$$
 (EQ. 3)

According to Equation 3, the PWM signals' amplitude at the TRACK pin doesn't affect the VREF\_TRK accuracy and only the duty cycle value changes the VREF\_TRK value. In general, the VREF\_TRK reference accuracy is as good as the 2.5V reference. The built-in low pass filter (R $_1$ , C $_1$ , R $_2$  and C $_2$ ) converts the PWM signal's duty cycle value to a low noise reference. The low pass filter has cutoff frequency of 1.75kHz and a gain of -40dB at 400kHz. The 2.5V

PWM signal at phase node of Q1 and Q2 will have around 25mV at VREF\_TRK, which is 1.56% of 1.6V reference. This will not affect the boost output voltage because of the limited bandwidth of the system. 400kHz frequency is recommended for the PWM signal at the TRACK pin. Lower frequency at the TRACK input is possible, but VREF\_TRK will have higher AC ripple. Bench test evaluation is needed to make sure the output voltage is not affected by this VREF\_TRK AC ripple.

When ATRK/DTRK = VCC (ATRK mode), the MUX connects the TRACK pin voltage to the input of the 2-stage RC filter  $R_1/C_1/R_2/C_2$ . The TRACK pin accepts analog signal inputs, with the Gm1's VREF\_TRK input equal to the voltage on the TRACK pin. The low pass filter has the same cutoff frequency of 1.75kHz.

If not used, the TRACK pin should be left floating or tied to VCC and the internal VREF\_1.6V is working as the reference.

The TRACK function is enabled before the SS pin soft-start. The  $V_{OUT}$  reference can be controlled by TRACK inputs at start-up. After the SS pin ramps up to the upper clamp AND the VREF\_TRK reaches 0.3V, the upper side FET is controlled to turn on gradually to achieve smooth transitions from DCM mode to CCM mode, of which transition duration is 100ms (when set at CCM mode). After this transition, PGOOD is allowed to be pulled HIGH as long as when output voltage is in regulation (within OV/UV threshold).

There is limitation of the maximum reference's (VREF\_TRK at Figure 51) frequency for the boost output voltage being able to track, which is determined by the boost converter's loop bandwidth. Generally, the tracking reference signal's frequency should be 10 times lower than the boost loop crossover frequency. Otherwise, the boost output voltage cannot track the tracking reference signal and the output voltage will be distorted. For example, for a boost converter with 4kHz loop crossover frequency, the boost can track reference signals up to 400Hz, typically. Figures 23 and 24 on page 19 show performances tracking 100Hz and 300Hz signals.

#### **PEAK CURRENT MODE CONTROL**

As shown in the Figure 3 on page 7, each phase's PWM operation is initialized by the fixed clock for this phase from the oscillator (refer to "Oscillator and Synchronization" on page 28). The clocks for Phase 1 and Phase 2 are 180° out-of-phase. The low-side MOSFET is turned on (LGx) by the clock (after dead time delay of t<sub>DT1</sub>) at the beginning of a PWM cycle and the inductor current ramps up. The ISL78227's Current Sense Amplifiers (CSA) sense each phase inductor current and generates the current sense signal I<sub>SENx</sub>. The I<sub>SENx</sub> is added with the compensating slope and generates V<sub>RAMPx</sub>. When V<sub>RAMPx</sub> reaches the error amplifier (Gm1) output voltage, the PWM comparator is triggered and LGx is turned off to shut down the low-side MOSFET. The low-side MOSFET stays off until the next clock signal comes for the next cycle.

After the low-side MOSFET is turned off, the high-side MOSFET turns on after dead time t<sub>DT2</sub>. The turn-off time of the high-side MOSFET is determined by either the PWM turn-on time at the next PWM cycle or when the inductor current become zero if the Diode Emulation mode is selected.

### **Multiphase Power Conversion**

For an n-phase interleaved multiphase boost converter, the PWM switching of each phase is distributed evenly with 360°/n phase shift. The total combined current ripples at the input and output are reduced where smaller input and output capacitors can be used. In addition, it is beneficial to have a smaller equivalent inductor for a faster loop design. Also in some applications, especially in a high current case, multiphase makes it possible to use a smaller inductor for each phase rather than one big inductor (single-phase), which is sometimes more costly or unavailable on the market at the high current rating. Smaller size inductors also help to achieve low profile design.

The ISL78227 is a controller for 2-phase interleaved converter where the 2 phases are operating with 180° phase shift, meaning each PWM pulse is triggered 1/2 of a cycle after the start of the PWM pulse of the previous phase. Figure 52 illustrates the interleaving effect on input ripple current. The AC component of the two phase currents ( $I_{L1}$  and  $I_{L2}$ ) are interleaving each other and the combined AC current ripple ( $I_{L1} + I_{L2}$ ) at input are reduced. Equivalently, the frequency of the AC inductor ripple at input is 2 times of the switching frequency per phase.




FIGURE 51. TRACK FUNCTION BLOCK DIAGRAM

Submit Document Feedback 26 intersil FN8808.1




FIGURE 52. PHASE NODE AND INDUCTOR-CURRENT WAVEFORMS FOR 2-PHASE CONVERTER

To understand the reduction of the ripple current amplitude in the multiphase circuit, examine <u>Equation 4</u> representing an individual phase's peak-to-peak inductor current.

In Equation 4,  $V_{IN}$  and  $V_{OUT}$  are the input and the output voltages respectively, L is the single-phase inductor value and  $f_{SW}$  is the switching frequency.

$$I_{PPCH} = \frac{(V_{OUT} - V_{IN})V_{IN}}{Lf_{SW}V_{OUT}}$$
(EQ. 4)

The input capacitors conduct the ripple component of the inductor current. In the case of a 2-phase boost converter, the capacitor current is the sum of the ripple currents from each of the individual phases. Use  $\underline{\text{Equation 5}}$  to calculate the peak-to-peak ripple of the total input current which goes through the input capacitors, where  $\text{K}_{PP}$  can be found in  $\underline{\text{Figure 53}}$  under specific duty cycle.

$$I_{PPALL} = K_{P-P} \cdot I_{PPCH}$$
 (EQ. 5)




FIGURE 53. K<sub>PP</sub> vs DUTY CYCLE

#### **CURRENT SHARING BETWEEN PHASES**

The peak current mode control inherently has current sharing capability. As shown in Figure 3 on page 7, the current sense ramp  $V_{RAMPX}$  of each phase are compared to the same error amplifier's output at the COMP pin by the PWM comparators to turn off LGx when  $V_{RAMPX}$  reaches COMP. Thus, the  $V_{RAMPX}$  peaks are controlled to be the same for each phase.  $V_{RAMPX}$  is the sum of instantaneous inductor current sense ramp and the compensating slope. Since the compensating slopes are the same for both phases, the inductor peak current of each phase is controlled to be the same.

The same mechanism applies to the case when multiple ISL78227s are configured in parallel for multiphase boost converter. Basically, the COMP pin of each ISL78227 are tied together for each phase's current sense ramp peak to be compared with the same COMP voltage (V<sub>RAMPx</sub> = COMP), meaning the inductor peak current of all the phases are controlled to be the same. The <u>"4-Phase Operation"</u> section describes how to configure two ISL78227 in parallel for a 4-phase interleaved boost converter.

#### **4-PHASE OPERATION**

Two ISL78227s can be used in parallel to achieve interleaved 4-phase operation. Figure 54 shows the recommended configuration. The CLKOUT from the master IC drives FSYNC of the slave IC to synchronize the switching frequencies. This achieves a 90° phase shift for the 4 phases switching and the respective COMP, FB, SS, EN and IMON pins of the two ICs are connected.

CLKOUT is 90° out-of-phase with the rising edge of LG1. Therefore, the two phases of the second IC are interleaved with the two phases of the first IC.





FIGURE 54. CONFIGURATIONS FOR DUAL IC 4-PHASE OPERATION

## **Oscillator and Synchronization**

The switching frequency is determined by the selection of the frequency-setting resistor,  $R_{FSYNC}$ , connected from the FSYNC pin to GND. Equation 6 is provided to assist in selecting the correct resistor value, where  $f_{SW}$  is the switching frequency of each phase.

$$R_{FSYNC} = 2.49x(10)^{10} \left( \frac{0.505}{f_{SW}} - 5.5X10^{-8} \right)$$
 (EQ. 6)

Figure 55 shows the relationship between R<sub>FSYNC</sub> and switching frequency.



The ISL78227 contains a Phase Lock Loop (PLL) circuit. Refer to Figure 4 on page 8, the PLL is compensated with a series resistor-capacitor (R<sub>PLL</sub> and C<sub>PLL1</sub>) from the PLLCOMP pin to GND and a capacitor (C<sub>PLL2</sub>) from PLLCOMP to GND. At 300kHz switching frequency, typical values are R<sub>PLL</sub> = 3.24k $\Omega$ , C<sub>PLL1</sub> = 6.8nF, C<sub>PLL2</sub> = 1nF. The PLL locking time is around 0.7ms. Generally, the same PLL compensating network can be used in the frequency range of 50kHz to 1.1MHz. With the same PLL compensation network, at a frequency range higher than 500kHz, the PLL loop is overcompensated. However, the PLL loop is stable just with slow frequency response. If a faster frequency response is required at a higher operating frequency, the PLL compensation network can be tuned to have a faster response. An Excel spreadsheet to calculate the PLL compensation is provided on the ISL78227 web page.

The ISL78227's switching frequency can be synchronized to the external clock signals applied at the FSYNC pin. The ISL78227 detects the input clock's rising edge and synchronizes the rising edge of LG1 to the input clock's rising edge with a dead time delay of  $t_{DT1}$ . The switching frequency of each phase equals the fundamental frequency of the clock input at FSYNC. Since the ISL78227 detects only the edge of the input clock instead of its pulse width, the input clock's pulse width can be as low as 20ns (as minimum), tens of ns, or hundreds of ns depending on the capability of the specific system to generate the external clock.

The CLKOUT pin outputs a clock signal with the same frequency of the per phase switching frequency. Its amplitude is  $V_{CC}$  and pulse width is 1/12 of per phase switching period ( $t_{SW}/12$ ). Figure 56 shows the application example to put two ISL78227 in

parallel for 4-phase interleaved operation, with the master IC's CLKOUT being connected to the FSYNC pin of the slave IC. The master IC outputs CLKOUT signal with delay of  $(t_{SW}/4$  -  $t_{DT1})$  after LG1\_master. The slave IC FSYNC pin takes the CLKOUT\_master as the input and the slave's IC LG1 is delayed by a time of (35ns +  $t_{DT1}$ ). Therefore, the LG1\_slave is delayed by  $(t_{SW}/4+35\mathrm{ns})$  to LG1\_master which is around 90° phase shift. With 90° phase shift between LG1 and respective LG2 for each IC, an interleaved 4-phases with 90° phase shift boost is achieved.




FIGURE 56. TIMING DIAGRAM OF CLKOUT vs LG1 AND FSYNC vs LG1 (CLKOUT\_MASTER CONNECTED TO FSYNC\_SLAVE)

Once the ISL78227 latches to being synchronized with the external clock, if the external clock on the FSYNC pin is removed, the switching frequency oscillator will shut down. Then the part will detect PLL\_LOCK fault (refer to <a href="Table 3 on page 34">Table 3 on page 34</a>), and go to either Hiccup mode or Latch-off mode depending on the HIC/LATCHOFF pin configuration. If the part is set in Hiccup mode, the part will restart with frequency set by the resistor at the FSYNC pin.

The switching frequency range of the ISL78227 set by  $R_{\mbox{\scriptsize FSYNC}}$  or by synchronization is typically 50kHz to 1.1MHz.

The low end 50kHz is determined by a PLL\_LOCK fault protection, which shuts down the IC when frequency is lower than 37kHz typical.

The phase dropping mode is **not allowed** with external synchronization.

#### **MINIMUM ON-TIME (BLANK TIME) CONSIDERATION**


The minimum ON-time (also called BLANK time) of LGx is the minimum ON pulse width as long as LGx is turned ON and it is also intended for the internal circuits to blank out the noise spikes after LGx turns on. The  $t_{\mbox{\scriptsize MINON}}$  can be programmed by a resistor at the RBLANK pin.

The selection of the  $t_{\mbox{\scriptsize MINON}}$  depends on 2 considerations.

- The noise spike durations after LGx turns on, which is normally in a range of tens of ns to 100ns or longer depending on the external MOSFET switching characteristic and noise coupling path to current sensing.
- Ensure the charging of the boot capacitor during operations of LGx operating at t<sub>MINON</sub>. One typical case is an operation when the input voltage is close to the output voltage. The duty

cycle is smallest at  $t_{MINON}$  and  $t_{BOOTx}$  is charged by PVCC via  $t_{BOOTx}$  with short duration of  $t_{MINON}$  minus the delay to pull phase low. If such operation is required, especially when a large MOSFET with large  $t_{MINON}$  can be programmed with the resistor at the RBLANK pin to ensure  $t_{MINON}$  can be sufficiently charged during minimum duty cycle operation.

Please refer to Figure 57 for the selection of RBLANK resistor and  $t_{MINON}$  time. A  $5k\Omega$  resistor is recommended as the minimum  $R_{BLANK}$  resistor.



### **Operation Initialization and Soft-Start**

Prior to converter initialization, the EN pin voltage needs to be higher than its rising threshold and the PVCC/VCC pin needs to be higher than the rising POR threshold. When these conditions are met, the controller begins initialization and soft-start. Figure 58 shows the ISL78227 internal start-up timing diagram from the power-up to soft-start.




FIGURE 58. CIRCUIT INITIALIZATION AND SOFT-START

Assuming input voltage is applied to the VIN pin before  $t_1$  and VCC is connected to PVCC, as shown on Figure 58, the descriptions for start-up procedure is elaborated in the following:

 $t_1$ -  $t_2$ : The enable comparator holds the ISL78227 in shutdown until the  $V_{EN}$  rises above 1.2V (typical) at the time of  $t_1$ . During  $t_1$ -  $t_2$   $V_{PVCC/VCC}$  will gradually increase and reaches the internal power-on reset (POR) rising threshold 4.5V (typical) at  $t_2$ .

**t<sub>2</sub> - t<sub>3</sub>:** During t<sub>2</sub> - t<sub>3</sub>, the ISL78227 will go through a self-calibration process to detect certain pin configurations (HIC/LATCH, DE/PHDRP, ATRK/DTRAK) to latch in the selected operation modes. The time duration for t<sub>2</sub> - t<sub>3</sub> is typically 195 $\mu$ s.

 $t_3$ –  $t_4$ : During this period, the ISL78227 will wait until the internal PLL circuits are locked to the preset oscillator frequency. When PLL locking is achieved at  $t_4$ , the oscillator will generate output at the CLK\_OUT pin. The time duration for  $t_3$ –  $t_4$  depends on the PLLCOMP pin configuration. The PLL is compensated with a series resistor-capacitor (RPLL and CPLL1) from the PLLCOMP pin to GND and a capacitor (CPLL2) from PLLCOMP to GND. At 300kHz switching frequency, typical values are RPLL = 3.24k $\Omega$ , CPLL1 = 6.8nF, CPLL2 = 1nF. With this PLLCOMP compensation, the time duration for  $t_3$ –  $t_4$  is around 0.7ms.

 $t_4$  -  $t_5$ : The PLL locks the frequency  $t_4$  and the system is preparing to soft-start. The ISL78227 has one unique feature to prebias the SS pin voltage to be equal to  $V_{FB}$  during  $t_4$  -  $t_5$ , which is around 50µs.

**t<sub>5</sub> - t<sub>6</sub>:** At t<sub>5</sub> the soft-start ramps up at the SS pin ( $V_{SSPIN}$ ) and the COMP voltage starts to ramp up as well. Drivers are enabled but not switching during t<sub>5</sub> - t<sub>6</sub> since the COMP is still below the current sense ramp offset. The device operates in diode emulation mode during soft-start period t<sub>5</sub> - t<sub>8</sub>. The slew rate of

the SS ramp and the duration of  $t_5$  -  $t_8$  are determined by the capacitor used at the SS pin.

t<sub>6</sub> - t<sub>7</sub>: At t<sub>6</sub> COMP is above the current sense ramp offset and the drivers start switching. Output voltage ramps up while FB voltage is following SS ramp during this soft-start period. At t<sub>7</sub>, output voltage reaches the regulation level and FB voltage reaches VREF 1.6V.

**t**<sub>7</sub>-**t**<sub>8</sub>: SS continues ramping up until it reaches SS clamp voltage (V<sub>SSPCLAMP</sub>) 3.47V at t<sub>8</sub> indicating the SS pin ramp-up is completed. At t<sub>8</sub>, the ISL78227 generates an internal SS\_DONE signal, which goes HIGH when both V<sub>SSPIN</sub> = V<sub>SSPCLAMP</sub> (3.47V) and VREF\_TRK ≥ 0.3V (as shown in Figure 3 on page 7). This indicates the soft-start has completed.

**t<sub>8</sub> - t<sub>9</sub>:** After t<sub>8</sub>, a delay time of either 0.5ms or 100ms is inserted before the PGOOD pin is released HIGH at t<sub>9</sub> depending on the selected mode (please refer to <u>Table 2 on page 33</u>).

- If the DE/PHDRP pin = GND or FLOAT to have DE mode selected, the PGOOD rising delay from V<sub>SSPIN</sub> = V<sub>SSPCLAMP</sub> (3.47V) AND VREF\_TRK ≥0.3V to PGOOD rising is 0.5ms.
- 2. If the DE/PHDRP pin = GND to have CCM mode selected, the PGOOD rising delay from V<sub>SSPIN</sub> = V<sub>SSPCLAMP</sub> (3.47V) AND VREF\_TRK ≥0.3V to PGOOD rising is 100ms, during which period, the device is transitioning from DE mode to CCM mode. The high-side gate UGx is controlled to gradually increase the ON time to finally merged with CCM ON-time. This synchronous MOSFET "soft-ON" feature is unique and ensures smooth transition from DCM mode to CCM mode after soft-start completes. More importantly, this "SYNC FET soft-ON" function eliminates the large negative current, which often occurs when starting up to a high prebiased output voltage. This feature makes the system robust for all the challenging start-up conditions and greatly improves the system reliability.

#### **Enable**

To enable the device, the EN pin needs to be driven higher than 1.2V (typical) by the external enable signal or resistor divider between VIN and GND. The EN pin has an internal  $5M\Omega$  (typical) pull-down resistor. Also, this pin internally has a 5.2V (typical) clamp circuit with a  $5k\Omega$  (typical) resistor in series to prevent excess voltage applied to the internal circuits. When applying the EN signal using resistor divider from VIN, internal pull-down resistance needs to be considered. Also, the resistor divider ratio needs to be adjusted as its EN pin input voltage may not exceed 5.2V.

To disable or reset all fault status, the EN pin needs to be driven lower than 1.1V (typical). When the EN pin is driven low, the ISL78227 turns off all of the blocks to minimize the off-state quiescent current.




FIGURE 59. ENABLE BLOCK

### **Soft-Start**

Soft-start is implemented by an internal  $5\mu A$  current source charging the soft-start capacitor ( $C_{SS}$ ) at SS to ground. The voltage on the SS pin slowly ramps up as the reference voltage for the FB voltage to follow during soft-start.

Typically, for boost converter before soft-start, its output voltage is charged up to be approximately a diode drop below the input voltage through the upper side MOSFETs' body diodes. To more accurately correlate the soft-start ramp time to the output voltage ramp time, the ISL78227 SS pin voltage is prebiased with voltage equal to FB voltage before soft-start begins. The soft-start ramp time for the boost output voltage ramping from  $V_{\mbox{IN}}$  to the final regulated voltage  $V_{\mbox{OUTreg}}$ , can be calculated by Equation 7, where  $V_{\mbox{REF}}$  is 1.6V (VREF\_1.6V) with the TRACK pin tied HIGH:

$$t_{SS} = V_{REF} \cdot \left( 1 - \frac{V_{IN}}{V_{OUTreg}} \cdot \frac{C_{SS}}{5\mu A} \right)$$
 (EQ. 7)

### **PGOOD Signal**

The PGOOD pin is an open-drain logic output to indicate that the soft-start period is completed, the input voltage is within safe operating range and the output voltage is within the specified range. The PGOOD comparator monitors the FB pin to check if output voltage is within 80% to 120% of the reference voltage VREF\_1.6V.

As described at the t<sub>8</sub> - t<sub>9</sub> duration in <u>"Operation Initialization and Soft-Start" on page 29</u>, the PGOOD pin is pulled low during soft-start and it's released HIGH after SS\_DONE with a 0.5ms or 100ms delay.

PGOOD will be pulled low if any of the comparators for FB\_UV, FB\_OV or VIN\_OV is triggered for a duration longer than 10µs.

In normal operation after start-up, under fault recovery, the PGOOD will be released high with the same 0.5ms delay time after the fault is removed.

#### **Current Sense**

The ISL78227 peak current control architecture senses the inductor current continuously for fast response. A sense resistor is placed in series with the power inductor for each phase. The ISL78227 Current Sense Amplifiers (CSA) continuously sense the respective inductor current as shown in <a href="Figure 60">Figure 60</a> by sensing the voltage signal across the sense resistor R<sub>SENx</sub> (where "x" indicates the specific phase number and same note applied throughout this document). The sensed current for each active

Submit Document Feedback 30 intersil FN8808.1

phase will be used for peak current mode control loop, phase current balance, individual phase cycle-by-cycle peak current limiting (OC1), individual phase overcurrent fault protection (OC2\_PEAK), input average constant current (CC) control and average overcurrent protection (OC\_AVG), diode emulation and phase drop control. The internal circuitry shown in Figure 60 represents a single phase. This circuitry is repeated for each phase.

#### **CURRENT SENSE FOR INDIVIDUAL PHASE - ISENX**




FIGURE 60. CURRENT SENSING BLOCK DIAGRAM

The RC network between  $R_{SENx}$  and ISENxP/N pins as shown in Figure 60 is the recommended configuration. The ISENxP pin should be connected to the positive potential of the  $R_{SEN\_CHx}$  through resistor  $R_{SETx}$ , where in Figure 60  $R_{SETx}$  is composed by  $R_{SETxA}$  plus  $R_{SETxB}$ .  $R_{SET}$  is used to set the current sense gain externally.

$$R_{SETx} = R_{SETxA} + R_{SETxB}$$
 (EQ. 8)

Since there is an 112 $\mu$ A bias current sinking to each of the ISENxP and ISENxN pins, R<sub>BIASx</sub> with same value to R<sub>SETx</sub> should be placed between the ISENxN pin to the low potential of the R<sub>SENx</sub>, where in Figure 60 R<sub>BIASx</sub> is composed by R<sub>BIASxA</sub> plus R<sub>BIASxB</sub>.

$$R_{BIASx} = R_{BIASxA} + R_{BIASxB}$$
 (EQ. 9)

$$R_{BIASx} = R_{SETx}$$
 (EQ. 10)

It is recommended to have  $R_{SETXA} = R_{BIASXA}$  and  $R_{SETXB} = R_{BIASXB}$ , and insert a capacitor  $C_{ISENX}$  between them as shown in Figure 60. This will form a symmetric noise filter for the small current sense signals. The differential filtering time constant equals to  $(R_{SETXA} + R_{BIASXA}) C_{ISENX}$ . This time constant

is typically selected in range of tens of ns depending on the actual noise levels.

CSA generates the sensed current signal  $I_{SENx}$  by forcing ISENxP voltage to be equal to ISENxN voltage. Since  $R_{SETx}$  equals to  $R_{BIASx}$ , the voltage drop across  $R_{SETx}$  and  $R_{BIASx}$  incurred by the fixed 112 $\mu$ A bias current cancels each other. Therefore, the resulting current at CSA output  $I_{SENx}$  is proportional to each phase inductor current  $I_{Lx}$ .  $I_{SENx}$  per phase can be derived in Equation 11, where  $I_{Lx}$  is the per phase current flowing through  $R_{SENx}$ .

$$I_{SENX} = I_{LX} \cdot \frac{R_{SENX}}{R_{SETX}}$$
 (EQ. 11)

R<sub>SENx</sub> is normally selected with smallest resistance to minimize the power loss on it. With R<sub>SENx</sub> selected, R<sub>SETx</sub> is selected by the desired cycle-by-cycle peak current limiting level OC1 (refer to "Peak Current Cycle-by-Cycle Limiting (OC1)" on page 35).

#### **AVERAGE CURRENT SENSE FOR 2 PHASES - IMON**

The IMON pin serves to monitor the total average input current of the 2-phase boost. As shown in Figure 3 on page 7, the individual current sense signals ( $I_{SENx}$ ) are divided by 8 and summed together. A 17 $\mu$ A offset current is added to form a current source output at the IMON pin with the value calculated as shown by Equation 12.

$$IMON = \left(\frac{I_{L1} \cdot R_{SEN1}}{R_{SET1}} + \frac{I_{L2} \cdot R_{SEN2}}{R_{SET2}}\right) \cdot 0.125 + 17 \cdot 10^{-6}$$
 (Eq. 12)

Assume  $R_{SEN1} = R_{SEN2}$ ,  $R_{SET1} = R_{SET2}$ , and  $I_{|N} = I_{L1} + I_{L2}$  (which is the total boost input average current):

IMON = 
$$I_{IN} \cdot \frac{R_{SEN}}{R_{SET}} \cdot 0.125 + 17 \cdot 10^{-6}$$
 (EQ. 13)

As shown in Figure 4 on page 8, a resistor  $R_{IMON}$  is placed between the IMON pin and ground, which turns the current sense output from the IMON pin to a voltage  $V_{IMON}$ . A capacitor  $C_{IMON}$  should be used in parallel with  $R_{IMON}$  to filter out the ripple such that  $V_{IMON}$  represents the total average input current of the 2-phase boost.  $V_{IMON}$  can be calculated using Equation 14.

$$V_{\text{IMON}} = \text{IMON} \cdot R_{\text{IMON}}$$
 (EQ. 14)

As shown in Figure 3 on page 7, V<sub>IMON</sub> is sent to inputs of Gm2 and comparators of CMP\_PD and CMP\_OCAVG for the following functions:

- 1. V<sub>IMON</sub> is compared with 1.6V (VREF\_CC) at error amplifier Gm2 inputs to achieve constant current control function. The CC control threshold for the boost input current is typically set in a way that the per phase average inductor current (when CC control) is lower than the per phase cycle-by-cycle peak current limiting (OC1) threshold. Please refer to "Constant Current Control (CC)" on page 35 for detailed descriptions.
- V<sub>IMON</sub> is compared with phase dropping thresholds (1.1V falling to drop phase2, 1.15V rising to add phase2). Please refer to "Automatic Phase Dropping/Adding" on page 33 for detailed descriptions.

 V<sub>IMON</sub> is compared with 2V for OC\_AVG fault protections. Please refer to <u>"Average Overcurrent Fault (OC\_AVG)</u> <u>Protection" on page 36</u> for detailed descriptions.

The typical scenario when fast overloading is applied is described as the following. When large overload is suddenly applied at boost output, the phase inductor peak currents are initially limited by OC1 cycle-by-cycle, during which time the IMON voltage slowly rises up due to the filter delay of  $R_{IMON}$  and  $C_{IMON}$ . When  $V_{IMON}$  reaches 1.6V, the CC loop starts to limit and control the average current to be constant, which lowers down the inductor current (as described previously, CC threshold normally is set lower than the OC1 cycle-by-cycle limiting threshold). Typically tens of nF are used for  $C_{IMON}$ . In the case when a longer time delay is needed, larger  $C_{IMON}$  can be used. "Constant Current Control (CC)" on page 35 has a more detailed description.

### **Adjustable Slope Compensation**

For a boost converter with peak current mode control, slope compensation is needed when duty cycle is larger than 50%. It is advised to add slope compensation when the duty cycle is approximately 30% to 40% since a transient load step can push the duty cycle higher than the steady state level. When slope compensation is too low, the converter suffers from subharmonic oscillation, which may result in noise emissions at half the switching frequency. On the other hand, overcompensation of the slope may reduce the phase margin. Therefore, proper design of the slope compensation is needed.

The ISL78227 features adjustable slope compensation by setting the resistor value R<sub>SLOPE</sub> from the SLOPE pin to ground. This function will ease the compensation design and provide more flexibility in choosing the external components.

Figure 61 shows the block diagram related to slope compensation. For current mode control, in theory, the compensation slope slew rate  $m_{SL}$  needs to be larger than 50% of the inductor current down ramp slope slew rate  $m_b$ .

Equation 15 shows the resistor value R<sub>SLOPE</sub> at the SLOPE pin to create a compensation ramp.

$$R_{SLOPE} = \frac{6.67 \cdot 10^5 \cdot L_x \cdot R_{SETx}}{K_{SLOPE} \cdot (V_{OUT} - V_{IN}) \cdot R_{SENx}} (\Omega) \tag{EQ. 15}$$

Where  $K_{SLOPE}$  is the selected gain of compensation slope over inductor down slope. For example,  $K_{SLOPE} = 1$  gives the  $R_{SLOPE}$  value generating a compensation slope equal to inductor current down ramp slope. Theoretically, the  $K_{SLOPE}$  needs to be larger than 0.5, but practically more than 1.0 is used in the actual application. To cover the operating range, the maximum of  $V_{OUT}$  and minimum of  $V_{IN}$  should be used in Equation 15 to calculate the  $R_{SLOPE}$ .




FIGURE 61. SLOPE COMPENSATION BLOCK DIAGRAM

## **Light-Load Efficiency Enhancement**

For switching mode power supplies, the total loss is related to conduction loss and switching loss. The conduction loss dominates at heavy load, while the switching loss dominates at light load condition. Therefore, if a multiphase converter is running at a fixed phase number for the entire load range, the efficiency starts to drop significantly below a certain load current. The ISL78227 has selectable automatic phase dropping, cycle-by-cycle diode emulation and pulse skipping features to enhance the light-load efficiency. By observing the total input current on-the-fly and dropping an active phase, the system can achieve optimized efficiency over the entire load range.

The phase dropping (PH\_DROP) and Diode Emulation (DE) functions can be selected to be active or inactive by setting the DE/PHDRP pin. Please refer to <a href="Table 2">Table 2</a> for the 3 configuration modes.

- When DE/PHDRP = V<sub>CC</sub>, Diode Emulation function is enabled, and Phase Drop function is disabled.
- When DE/PHDRP = FLOAT, both Diode Emulation and Phase Drop functions are enabled.

When DE/PHDRP = GND, both Diode Emulation and Phase Drop functions are disabled. The part is set in Continuous Conduction Mode (CCM).

TABLE 2. CCM/DE/PH\_DROP MODE SETTING (DE/PHDRP PIN)

MODE NUMBER (NAME)	DE/PHDRP PIN SETTING	DE MODE	PHASE-DROP MODE
1 (DE)	vcc	Enabled	Disabled
2 (DE+PH_DROP)	FLOAT	Enabled	Enabled
3 (CCM)	GND	Disabled	Disabled

#### **AUTOMATIC PHASE DROPPING/ADDING**

When the phase drop function is enabled, the ISL78227 automatically drops or adds Phase 2 by comparing the  $V_{\mbox{\scriptsize IMON}}$  to the phase dropping/adding thresholds.  $V_{\mbox{\scriptsize IMON}}$  is proportional to the average input current indicating the level of the load.

The phase dropping mode is **not allowed** with external synchronization.

#### **Phase Dropping**

When load current drops and  $V_{IMON}$  falls below 1.1V, Phase 2 is disabled. For better transient response during phase dropping, the ISL78227 will gradually reduce the duty cycle of the phase from steady state to zero, typically within 8 to 10 switching cycles. This gradual dropping scheme will help smooth the change of the PWM signal and stabilize the system when phase dropping happens.

From Equations 13 and 14, the phase dropping current threshold level for the total 2-phase boost input current can be calculated by Equation 16.

$$I_{INphDRP} = \left(\frac{1.1}{R_{IMON}} - 17 \cdot 10^{-6}\right) \cdot \frac{R_{SET}}{R_{SEN}} \cdot 8(A)$$
 (EQ. 16)

#### **Phase Adding**

The phase adding is decided by two mechanisms listed below. The Phase 2 will be added immediately if either of the 2 following conditions are met.

 V<sub>IMON</sub> > 1.15V, the IMON pin voltage is higher than phase adding threshold 1.15V. The phase adding current threshold level for the total 2-phase boost input current can be calculated by <u>Equation 17</u>.

$$I_{\text{INphADD}} = \left(\frac{1.15}{R_{\text{IMON}}} - 17 \cdot 10^{-6}\right) \cdot \frac{R_{\text{SET}}}{R_{\text{SEN}}} \cdot 8(A)$$
 (EQ. 17)

2. I<sub>SENx</sub> > 80µA (OC1), individual phase current triggers OC1.

The first is similar to the phase dropping scheme. When the load increases causing  $V_{IMON}>1.15V$ , Phase 2 will be added back immediately to support the increased load demand. Since the IMON pin normally has large RC filter and  $V_{IMON}$  is average current signal, this mechanism has a slow response and is intended for slow load transients.

The second mechanism is intended to handle the case when load increases quickly. If the quick load increase triggers OC1

 $(I_{SENx}{>}80\mu A)$  in either of the 2 phases, Phase 2 will be added back immediately.

After Phase 2 is added, the phase dropping function will be disabled for 1.5ms. After this 1.5ms expires, the phase dropping circuit will be activated again and Phase 2 can be dropped automatically as usual.

#### **DIODE EMULATION AT LIGHT LOAD CONDITION**

When the Diode Emulation mode (DE) is selected to be enabled (Mode 1 and 2 in <u>Table 2</u>), the ISL78227 has cycle-by-cycle diode emulation operation at light load achieving Discontinuous Conduction Mode (DCM) operation. With DE mode operation, negative current is prevented and the conduction loss is reduced, therefore high efficiency can be achieved at light load conditions.

Diode emulation occurs during t<sub>5</sub>-t<sub>8</sub> (on Figure 58 on page 29), regardless of the DE/PHDRP operating modes (<u>Table 2</u>).

### **PULSE SKIPPING AT DEEP LIGHT LOAD CONDITION**

If the converter enters diode emulation mode and the load is still reducing, eventually pulse skipping will occur to increase the deep light-load efficiency. Either Phase 1 or Phase 2, or both, will be pulse skipping at these deep light load conditions.

# Fault Protections/Indications and Current Limiting

The ISL78227 is implemented with comprehensive fault protections/indications and current limitings to design a highly reliable boost converter. Most of the fault protections' response can be selected to be either Hiccup or Latch-off by configuring the HIC/LATCH pin, which offers the flexibility upon the specific requirements for different applications.

#### **Selectable Hiccup or Latch-off Fault Response**

<u>Table 3 on page 34</u> lists the fault protections that can have either Hiccup or Latch-off fault response determined by HIC/LATCH pin configurations.

- When the HIC/LATCH pin is pulled high (VCC), the fault response is in Hiccup mode.
- When the HIC/LATCH pin is pulled low (GND), the fault response is in Latch-off mode.

In Hiccup mode, the device will stop switching when a fault condition in <u>Table 3 on page 34</u> is detected, and restart from soft-start after 500ms (typical). This operation will be repeated until fault conditions are completely removed.

In Latch-off mode, the device will stop switching when a fault condition in Table 3 on page 34 is detected and PWM switching being kept off even after fault conditions are removed. In Latch-off status, the internal LDO is alive to keep PVCC voltage regulated. By either toggling the EN pin or cycling VCC/PVCC below the POR threshold will restart the system.

TABLE 3. FAULT NAMES LIST FOR THE HICCUP OR LATCH-OFF FAULT RESPONSE

FAULT NAME	FAULT RESPONSE HIC/LATCH = VCC: HICCUP HIC/LATCH = GND: LATCH-OFF	DESCRIPTIONS
VIN_OV	Set by the HIC/LATCH pin	Input overvoltage fault (VIN_PIN >58V) protection response is Hiccup when HIC/LATCH = VCC, and Latch-off when HIC/LATCH = GND
OC_AVG	Set by the HIC/LATCH pin	Input average overcurrent fault (IMON_PIN >2V) protection response is Hiccup when HIC/LATCH = VCC, and Latch-off when HIC/LATCH = GND
OC2_PEAK	Set by the HIC/LATCH pin	Peak overcurrent fault ( $I_{SENx} > 105\mu A$ ) protection response is Hiccup when HIC/LATCH = VCC, and Latch-off when HIC/LATCH = GND
VOUT_OV	Set by the HIC/LATCH pin	Output overvoltage fault (FB_PIN >120%*VREF_1.6V) protection response is Hiccup when HIC/LATCH = VCC, and Latch-off when HIC/LATCH = GND
PLLCOMP_SHORT	Set by the HIC/LATCH pin	PLLCOMP_SHORT fault (PLLCOMP_PIN >1.7V) protection response is Hiccup when HIC/LATCH = VCC, and Latch-off when HIC/LATCH = GND
PLL_LOCK	Set by the HIC/LATCH pin	PLL loop fault (detect the minimum frequency of 37kHz as typical) protection response is Hiccup when HIC/LATCH = VCC, and Latch-off when HIC/LATCH = GND

#### INPUT OVERVOLTAGE FAULT PROTECTION

As shown in Figure 3 on page 7, the ISL78227 monitors the VIN pin voltage divided by 48 (VIN/48) as the input voltage information. This fault detection is active at the beginning of soft-start ( $t_5$  as shown in Figure 58 on page 29).

The VIN\_OV comparator compares VIN/48 to 1.21V reference to detect if VIN\_OV fault is triggered. Equivalently, when  $V_{IN} > 58V$  (for  $5\mu s$ ), VIN\_OV fault event is triggered. The PGOOD pin will be pulled low.

At the same time the VIN\_OV fault condition is triggered, the ISL78227 will respond with fault protection actions to shut down the PWM switching and enters either Hiccup or Latch-off mode depending on HIC/LATCH pin configuration as described in "Selectable Hiccup or Latch-off Fault Response" on page 33 and Table 3 on page 34.

Under the selection of Hiccup response for the VIN\_OV fault, when the output voltage falls down to be lower than the VIN\_OV threshold 58V, the device will return to normal switching through Hiccup soft-start. PGOOD will be released to be pulled HIGH after a 0.5ms delay.

#### **OUTPUT OVERVOLTAGE FAULT PROTECTION**

The ISL78227 monitors the FB pin voltage to detect if output overvoltage fault (VOUT\_OV) occurs. This fault detection is active at the beginning of soft-start ( $t_5$  as shown in the Figure 58 on page 29).

If the FB pin voltage is higher than 120% of the voltage regulation reference VREF\_1.6V, the VOUT\_OV comparator is triggered to indicate VOUT\_OV fault and the PGOOD pin will be pulled low.

At the same time, when a VOUT\_OV fault is triggered, the ISL78227 will respond with fault protection actions to shut down

the PWM switching and enters either Hiccup or Latch-off mode depending on HIC/LATCH pin configuration as described in <u>"Selectable Hiccup or Latch-off Fault Response" on page 33</u> and <u>Table 3 on page 34</u>.

Under the selection of Hiccup response for the VOUT\_OV fault, when the output voltage falls down to be lower than the VOUT\_OV threshold of 120%\*VREF\_1.6V minus 4% hysteresis, the device will return to normal switching through Hiccup soft-start. The PGOOD pin will be released to be pulled HIGH after 0.5ms delay.

Equivalently the V<sub>OUT</sub> overvoltage threshold is set at the same percentage of V<sub>OUT</sub> target voltage V<sub>OUT\_TARGET</sub> (set by VREF\_1.6V) since the device uses the same FB voltage to regulate the output voltage with the same resistor divider between V<sub>OUT</sub> and the FB pin (refer to Equation 2 on page 25). Therefore the V<sub>OUT</sub> overvoltage protection threshold is set at 120% of V<sub>OUT\_TARGET</sub>. According to Equation 2 on page 25, the V<sub>OUT</sub> overvoltage protection threshold can be calculated using Equation 18.

$$VOUT_{OVP} = 1.2 \cdot 1.6 \cdot \left(1 + \frac{R_{FB2}}{R_{FB1}}\right)$$
 (EQ. 18)

### **OUTPUT UNDERVOLTAGE INDICATION**

The ISL78227 monitors the FB pin voltage to detect if output undervoltage (VOUT\_UV) occurs.

If the FB pin voltage is lower than 80% of the voltage regulation reference VREF\_1.6V, the VOUT\_UV comparator is triggered to indicate VOUT\_UV occurring and the PGOOD pin will be pulled low. But there is no fault protection actions for the VOUT\_UV condition, meaning the ISL78227 continue to keep PWM switching and normal operation when VOUT\_UV occurs.

Submit Document Feedback 34 intersil FN8808.1

When the output voltage rises back to be above the VOUT\_UV threshold of 80%\*VREF\_1.6V plus 4% hysteresis, PGOOD will be released to be pulled HIGH after a 0.5ms delay.

Equivalently, the V<sub>OUT</sub> undervoltage threshold is set at the same percentage of V<sub>OUT</sub> target voltage V<sub>OUT\_TARGET</sub> (set by VREF\_1.6V) since the device uses the same FB voltage to regulate the output voltage with the same resistor divider between V<sub>OUT</sub> and the FB pin (refer to Equation 2 on page 25). Therefore the V<sub>OUT</sub> undervoltage threshold is set at 80% of V<sub>OUT\_TARGET</sub>. According to Equation 2 on page 25, the V<sub>OUT</sub> undervoltage protection threshold can be calculated using Equation 19.

$$VOUT_{UV} = 0.8 \cdot 1.6 \cdot \left(1 + \frac{R_{FB2}}{R_{FB1}}\right)$$
 (EQ. 19)

#### **OVERCURRENT LIMITING AND FAULT PROTECTION**

ISL78227 has multiple levels of overcurrent protection/limiting. Each phase's peak inductor current is protected from overcurrent conditions by limiting its peak current and the combined total current is protected on an average basis. Also, each phase is implemented with instantaneous cycle-by-cycle negative current limiting (OC\_NEG\_TH = -48 $\mu$ A).

#### Peak Current Cycle-by-Cycle Limiting (OC1)

Each individual phase's inductor peak current is protected with cycle-by-cycle peak current limiting (OC1) without triggering Hiccup or Latch-off shutdown of the IC. The controller continuously compares the CSA output current sense signal  $I_{SENx}$  (calculated by Equation 11 on page 31) to an overcurrent limiting threshold (OC1\_TH = 80 $\mu$ A) in every cycle. When  $I_{SENx}$  reaches  $80\mu$ A, the respective phase's LGx is turned off to stop inductor current further ramping up. In such a way, peak current cycle-by-cycle limiting is achieved.

The equivalent cycle-by-cycle peak inductor current limiting for OC1 can be calculated by Equation 20:

$$I_{OC1x} = 80 \cdot 10^{-6} \cdot \frac{R_{SETx}}{R_{SENx}}(A)$$
 (EQ. 20)

#### Negative Current Cycle-by-Cycle Limiting (OC\_NEG)

Each individual phase's inductor current is protected with cycle-by-cycle negative current limiting (OC\_NEG) without triggering Hiccup or Latch-off shutdown of the IC. The controller continuously compares the CSA output current sense signal  $I_{SENx}$  (calculated by Equation 11 on page 31) to a negative current limiting threshold (OC\_NEG\_TH = -48 $\mu$ A) in every cycle. When  $I_{SENx}$  falls below -48 $\mu$ A, the respective phase's UGx is turned off to stop the inductor current further ramping down. In such a way, negative current cycle-by-cycle limiting is achieved.

The equivalent negative inductor current limiting level can be calculated by Equation 21:

$$I_{OCNEGx} = -48 \cdot 10^{-6} \cdot \frac{R_{SETx}}{R_{SENx}}(A)$$
 (EQ. 21)

#### Peak Overcurrent Fault (OC2\_PEAK) Protection

If either of the two individual phase's current sense signal  $I_{SENX}$  (calculated by Equation 11 on page 31) reaches 105 $\mu$ A (OC2\_TH = 105 $\mu$ A), the Peak Overcurrent fault (OC2\_PEAK) will be triggered. The ISL78227 will respond with fault protection actions to shut down the PWM switching and enters either Hiccup or Latch-off mode depending on HIC/LATCH pin configuration as described in "Selectable Hiccup or Latch-off Fault Response" on page 33 and Table 3 on page 34.

This fault protection is intended to protect the device by shutdown (Hiccup or Latch-off) from the worst case condition where OC1 cannot limit the inductor peak current.

This fault detection is active at the beginning of soft-start ( $t_5$  as shown in the Figure 58 on page 29).

Under the selection of Hiccup response for the OC2\_PEAK fault, when both phases' peak current sense signal I<sub>SENx</sub> no longer trip the OC2\_PEAK thresholds (105µA), the device will return to normal switching and regulation through Hiccup soft-start.

The equivalent inductor peak current threshold for the OC2\_PEAK fault protection can be calculated by Equation 22:

$$I_{OC2x} = 105 \cdot 10^{-6} \cdot \frac{R_{SETx}}{R_{SENx}}(A)$$
 (EQ. 22)

#### **Constant Current Control (CC)**

A dedicated constant average Current Control (CC) loop is implemented in the ISL78227 to control the input current to be constant at overload conditions, which means constant input power control under certain constant input voltage.

As shown in Figure 3 on page 7, the  $V_{IMON}$  represents the total input average current and is sent to the error amplifier Gm2 input to be compared with the internal CC reference  $V_{REF\_CC}$  (1.6V). Gm2 output is driving COMP voltage through a diode  $D_{CC}$ . Thus, the COMP voltage can be controlled by either Gm1 output or Gm2 output through  $D_{CC}$  depending on load conditions.

At normal operation without overloading,  $V_{IMON}$  is lower than the  $V_{REF\_CC}$  (1.6V at default). Therefore, Gm2 output is HIGH and  $D_{CC}$  is reversely blocked and not forward conducting. In this case, the COMP voltage is controlled by the voltage loop error amplifier Gm1's output to have the output voltage regulated.

At input average current overloading case, when  $V_{IMON}$  reaches  $V_{REF\_CC}$  (1.6V), Gm2 output falls and  $D_{CC}$  is forward conducting, and Gm2 output overrides Gm1 output to drive COMP. In this way the CC loop overrides the voltage loop, meaning  $V_{IMON}$  is controlled to be constant and input average constant current operation is achieved. Under certain constant input voltage, input CC makes input power constant for the boost converter. Compared to peak current limiting schemes, the average constant current control is more accurate to control the average current to be constant, which is beneficial for the user to accurately control the maximum average power for the converter to handle.

The CC current threshold should be set lower than the OC1 peak current threshold with margin. Generally, the OC1 peak current threshold (per phase) is set 1.5 to 2 times higher than the CC current threshold (here referred to per phase average current). This matches with the physics of the power devices that normally

has higher transient peak current rating and lower average current ratings. The OC1 provides protection against the transient peak current. The CC controls the average current with slower response, but with much more accurate control of the maximum power the system has to handle at overloading conditions.

- When fast changing overloading occurs, since V<sub>IMON</sub> has sensing delay of R<sub>IMON</sub>\*C<sub>IMON</sub>, CC does not trip at initial transient load current until it reaches the CC reference 1.6V. OC1 will be triggered at the beginning to limit the inductor peak current cycle-by-cycle.
- 2. After the delay of R<sub>IMON</sub>\*C<sub>IMON</sub>, when V<sub>IMON</sub> reaches the CC reference 1.6V, CC control starts to work and limit duty cycles to reduce the inductor current and keep the sum of the two phases' inductor currents being constant. The time constant of the R<sub>IMON</sub>\*C<sub>IMON</sub> is typically on the order of 10 times slower than the voltage loop bandwidth so that the 2 loops will not interfere with each other.

CC loop is active at the beginning of soft-start.

From Equations 13 and 14 on page 31, the constant current control current threshold level for the total 2-phase boost input current can be calculated by Equations 23.

$$I_{INCC} = \left(\frac{1.6}{R_{IMON}} - 17 \cdot 10^{-6}\right) \cdot \frac{R_{SET}}{R_{SEN}} \cdot 8(A)$$
 (EQ. 23)

#### Average Overcurrent Fault (OC\_AVG) Protection

The ISL78227 monitors the IMON pin voltage (which represents the boost total input average current signal) to detect if Average Overcurrent (OC\_AVG) fault occurs. As shown in Figure 3 on page 7, the comparator CMP\_OCAVG compares  $V_{IMON}$  to 2V threshold to detect this fault. This fault detection is active at the beginning of soft-start ( $t_5$  as shown in Figure 58 on page 29).

When V<sub>IMON</sub> is higher than 2V, the OC\_AVG fault is triggered. ISL78227 will respond with fault protection actions to shut down the PWM switching and enters either Hiccup or Latch-off mode depending on HIC/LATCH pin configuration as described in "Selectable Hiccup or Latch-off Fault Response" on page 33 and Table 3 on page 34.

Under the selection of Hiccup response for the OC\_AVG fault, when the IMON voltage falls down to be lower than the 2V threshold, the device will return to normal switching through Hiccup soft-start.

From <u>Equations 13</u> and <u>14</u> on <u>page 31</u>, the OC\_AVG fault's current threshold level for the total 2-phase boost input current can be calculated by <u>Equation 24</u>.

$$I_{INOCAVG} = \left(\frac{2}{R_{IMON}} - 17 \cdot 10^{-6}\right) \cdot \frac{R_{SET}}{R_{SEN}} \cdot 8(A)$$
 (EQ. 24)

#### INTERNAL DIE OVER-TEMPERATURE PROTECTION

The ISL78227 PWM will be disabled if the junction temperature reaches +160°C (typical) while the internal LDO is alive to keep PVCC/VCC biased (VCC connected to PVCC). A +15°C hysteresis ensures that the device will restart with soft-start when the junction temperature falls below +145°C (typical).

#### **Internal 5.2V LDO**

ISL78227 has an internal LDO with input at VIN and a fixed 5.2V/100mA output at PVCC. The internal LDO tolerates an input supply range of VIN up to 55V (60V absolute maximum). A  $10\mu\text{F}$ , 10V or higher X7R type of ceramic capacitor is recommended between PVCC to GND. At low VIN operation when the internal LDO is saturated, the dropout voltage from the VIN pin to the PVCC pin is typically 0.3V under 80mA load at PVCC as shown in the "Electrical Specifications" table on page 9. This is one of the constraints to estimate the required minimum VIN voltage.

The output of this LDO is mainly used as the bias supply for the gate drivers. With VCC connected to PVCC as in the typical application, PVCC also supplies other internal circuitry. To provide a quiet power rail to the internal analog circuitry, it is recommended to place an RC filter between PVCC and VCC. A minimum of  $1\mu F$  ceramic capacitor from VCC to ground should be used for noise decoupling purpose. Since PVCC is providing noisy drive current, a small resistor like  $10\Omega$  or smaller between the PVCC and VCC helps to prevent the noises interfering from PVCC to VCC.

Figure 62 shows the internal LDO's output voltage (PVCC) regulation versus its output current. The PVCC will drop to 4.5V (typical) when the load is 195mA (typical) because of the LDO current limiting circuits. When the load current further increases, the voltage will drop further and finally enter current foldback mode where the output current is clamped to 100mA (typical). At the worst case when LDO output is shorted to ground, the LDO output is clamped to 100mA.




FIGURE 62. INTERNAL LDO OUTPUT VOLTAGE vs LOAD

Based on the junction to ambient thermal resistance  $R_{JA}$  of the package, the maximum junction temperature should be kept below +125 °C. However, the power losses at the LDO need to be considered, especially when the gate drivers are driving external MOSFETs with large gate charges. At high  $V_{IN}$ , the LDO has significant power dissipation that may raise the junction temperature where the thermal shutdown occurs.

With an external PNP transistor as shown in Figure 63, the power dissipation of the internal LDO can be moved from the ISL78227 to the external transistor. Choose  $R_{S}$  to be  $68\Omega$  so that the LDO delivers about 10mA when the external transistor begins to turn on. The external circuit increases the minimum input voltage to approximately 6.5V.




FIGURE 63. SUPPLEMENTING LDO CURRENT

## **Application Information**

There are several ways to define the external components and parameters of boost regulators. This section shows one example of how to decide the parameters of the external components based on the typical application schematics as shown in Figure 4 on page 8. In the actual application, the parameters may need to be adjusted and additional components may be needed for the specific applications regarding noise, physical sizes, thermal, testing and/or other requirements.

#### **Output Voltage Setting**

The output voltage ( $V_{OUT}$ ) of the regulator can be programmed by an external resistor divider connecting from  $V_{OUT}$  to FB and FB to GND as shown in Figure 4 on page 8. Use Equation 2 on page 25 to calculate the desired  $V_{OUT}$ , where  $V_{REF}$  can be either VREF\_1.6V or VREF\_TRK, whichever is lower. In the actual application, the resistor value should be decided by considering the quiescent current requirement and loop response. Typically, between  $4.7 k\Omega$  to  $20 k\Omega$  will be used for the  $R_{FB1}$ .

## **Switching Frequency**

Switching frequency is determined by requirements of transient response time, solution size, EMC/EMI, power dissipation and efficiency, ripple noise level, input and output voltage range. Higher frequency may improve the transient response and help to reduce the solution size. However, this may increase the switching losses and EMC/EMI concerns. Thus, a balance of these parameters are needed when deciding the switching frequency.

Once the switching frequency  $f_{SW}$  is decided, the frequency setting resistor ( $R_{FSYNC}$ ) can be determined by Equation 6 on page 28.

### **Input Inductor Selection**

While the boost converter is operating in steady state Continuous Conduction Mode (CCM), the output voltage is determined by Equation 1 on page 24. With the required input and output voltage, duty cycle D can be calculated by Equation 25:

$$D = 1 - \frac{V_{IN}}{V_{OUT}}$$
 (EQ. 25)

where D is the on-duty of the boost low-side power transistor.

Under this CCM condition, the inductor peak-to-peak ripple current of each phase can be calculated as <u>Equation 26</u>:

$$I_{L(P-P)} = D \cdot T \cdot \frac{VIN}{I}$$
 (EQ. 26)

where T is the switching cycle  $1/f_{\mbox{SW}}$  and L is each phase inductor's inductance.

From the previous equations, the inductor value is determined by Equation 27:

$$L = \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \cdot \frac{V_{IN}}{I_{L(P-P)} \cdot f_{SW}}$$
 (EQ. 27)

Use Equation 27 to calculate L, where values of  $V_{1N}$ ,  $V_{OUT}$  and  $I_{L(P-P)}$  are based on the considerations described in following:

- One method is to select the minimum input voltage and the maximum output voltage under long term operation as the conditions to select the inductor. In this case, the inductor DC current is the largest.
- The general rule to select inductor is to have its ripple current I<sub>L(P-P)</sub> around 30% to 50% of maximum DC current. The individual maximum DC inductor current for the 2-phase boost converter can be calculated by <u>Equation 28</u>, where P<sub>OUTmax</sub> is the maximum DC output power, EFF is the estimated efficiency:

$$I_{Lmax} = \frac{P_{OUTmax}}{V_{INmin} \cdot EFF \cdot 2}$$
 (EQ. 28)

Using <u>Equation 27</u> with the two conditions listed above, a reasonable starting point for the minimum inductor value can be estimated from <u>Equation 29</u>, where K is typically selected as 30%.

$$L_{min} = \left(1 - \frac{V_{INmin}}{V_{OUTmax}}\right) \cdot \frac{V_{INmin}^2 \cdot EFF \cdot 2}{P_{OUTmax} \cdot K \cdot f_{SW}}$$
 (EQ. 29)

Increasing the value of the inductor reduces the ripple current and therefore the ripple voltage. However, the large inductance value may reduce the converter's response time to a load transient. This also reduces the current sense ramp signal and may cause a noise sensitivity issue.

The peak current at maximum load condition must be lower than the saturation current rating of the inductor with enough margin. In the actual design, the largest peak current may be observed at some transient conditions like the start-up or heavy load transient. Therefore, the inductor's size needs to be determined with the consideration of these conditions. To avoid exceeding

the inductor's saturation rating, OC1 peak current limiting (refer to "Peak Current Cycle-by-Cycle Limiting (OC1)" on page 35) should be selected below the inductor's saturation current rating.

### **Output Capacitor**

To filter the inductor current ripples and to have sufficient transient response, output capacitors are required. A combination of electrolytic and ceramic capacitors are normally used.

The ceramic capacitors are used to filter the high frequency spikes of the main switching devices. In layout, these output ceramic capacitors must be placed as close as possible to the main switching devices to maintain the smallest switching loop in layout. To maintain capacitance over the biased voltage and temperature range, good quality capacitors such as X7R or X5R are recommended.

The electrolytic capacitors are normally used to handle the load transient and output ripples. The boost output ripples are mainly dominated by the load current and output capacitance volume.

For boost converter, the maximum output voltage ripple can be estimated using  $\underline{\text{Equation 30}},$  where  $\text{I}_{\text{OUTmax}}$  is the load current at output, C is the total capacitance at output, and  $D_{\mbox{\scriptsize MIN}}$  is the minimum duty cycle at VIN<sub>max</sub> and VOUT<sub>min</sub>.

$$V_{OUTripple} = \frac{I_{OUTmax} \cdot (1 - D_{MIN})}{C \cdot 2 \cdot f_{SW}}$$
 (EQ. 30)

For 2-phase boost converter, the RMS current going through the output current can be calculated by Equation 30 for D > 0.5, where  $I_1$  is per phase inductor DC current. For D < 0.5, time domain simulation is recommended to get the accurate calculation of the input capacitor RMS current.

$$I_{CoutRMS} = I_L \cdot \sqrt{(1-D) \cdot (2D-1)}$$
 (EQ. 31)

It is recommended to use multiple capacitors in parallel to handle this output RMS current.

#### **Input Capacitor**

Depending upon the system input power rail conditions, the aluminum electrolytic type capacitor is normally used to provide a stable input voltage. The input capacitor should be able to handle the RMS current from the switching power devices. Refer to Equation 5 and Figure 53 on page 27 to estimate the RMS current the input capacitors need to handle.

Ceramic capacitors must be placed near the VIN and PGND pin of the IC. Multiple ceramic capacitors including 1µF and 0.1µF are recommended. Place these capacitors as close as possible to the IC.

#### **Power MOSFET**

The external MOSFETs driven by the ISL78227 controller need to be carefully selected to optimize the design of the synchronous boost regulator.

The MOSFET's BV<sub>DSS</sub> rating needs to have enough voltage margin against the maximum boost output voltage plus the phase node voltage transient spikes during switching.

As the UG and LG gate drivers are 5V output, the MOSFET VGS need to be in this range.

The MOSFET should have low Total Gate Charge (Qg), low ON-resistance  $(r_{DS(ON)})$  at VGS = 4.5V and small gate resistance  $(R_g < 1.5\Omega)$  is recommended). It is recommended that the minimum V<sub>GS</sub> threshold is higher than 1.2V but not exceeding 2.5V, in order to prevent false turn-on by noise spikes due to high dv/dt during phase node switching and maintain low rDS(ON) under limitation of maximum gate drive voltage, which is 5.2V (typical) for low-side MOSFET and 4.5V (typical) due to diode drop of boot diode for high-side MOSFET.

### **Bootstrap Capacitor**

The power required for high-side MOSFET drive is provided by the boot capacitor connected between BOOT and PH pins. The bootstrap capacitor can be chosen using Equation 32:

$$C_{BOOT} > \frac{Q_{gate}}{dV_{BOOT}}$$
 (EQ. 32)

Where  $Q_{\mbox{\scriptsize gate}}$  is the total gate charge of the high-side MOSFET and dV<sub>BOOT</sub> is the maximum droop voltage across the bootstrap capacitor while turning on the high-side MOSFET.

Though the maximum charging voltage across the bootstrap capacitor is PVCC minus the bootstrap diode drop (~4.5V), large excursions below GND by PH node requires at least 10V rating for this ceramic capacitor. To keep enough capacitance over the biased voltage and temperature range, a good quality capacitor such as X7R or X5R is recommended.

### **RESISTOR ON BOOTSTRAP CIRCUIT**

In the actual application, sometimes a large ringing noise at the PH node and the BOOT node are observed. This noise is caused by high dv/dt phase node switching, parasitic PH node capacitance due to PCB routing and the parasitic inductance. To reduce this noise, a resistor can be added between the BOOT pin and the bootstrap capacitor. A large resistor value will reduce the ringing noise at PH node but limits the charging of the bootstrap capacitor during the low-side MOSFET on-time, especially when the controller is operating at very low duty cycle. Also large resistance causes voltage dip at BOOT each time the high-side driver turns on the high-side MOSFET. Make sure this voltage dip will not trigger the high-side BOOT to PH UVLO threshold 3V (typical), especially when a MOSFET with large  $Q_g$  is used.

#### **Loop Compensation Design**

The ISL78227 uses constant frequency peak current mode control architecture with a Gm amp as the error amplifier. Figures 64 and 65 on page 39 show the conceptual schematics and control block diagram, respectively.




FIGURE 64. CONCEPTUAL BLOCK DIAGRAM OF PEAK CURRENT MODE CONTROLLED BOOST REGULATOR




FIGURE 65. CONCEPTUAL CONTROL BLOCK DIAGRAM

## TRANSFER FUNCTION FROM $V_C$ TO $V_{OUT}$

Transfer function from error amplifier output  $V_C$  to output voltage  $V_{OUT}$   $G_{vcvo}(s)$  can be expressed as <u>Equation 33</u>.

$$G_{\text{VCVO}}(s) = K_{DC} \cdot \frac{\left(1 + \frac{s}{\omega_{esf}}\right) \cdot \left(1 - \frac{s}{\omega_{RHZ}}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right) \cdot \left(1 + \frac{s}{Q_p \cdot \omega_n} + \left(\frac{s}{\omega_n}\right)^2\right)} \tag{EQ. 33}$$

The expressions of the poles and zeros are listed below:

$$K_{DC} = \frac{R_{LOAD} \cdot (1 - D)}{K_{ISEN}}$$

$$\omega_{RHZ} = \frac{R_{LOAD} \cdot (1 - D)^2}{L_{eq}}$$

$$\omega_{\text{esr}} = \frac{1}{C_{\text{OUT}} \cdot R_{\text{esr}}}$$

$$\omega_{pPS} = \frac{2}{C_{OUT} \cdot R_{LOAD}}$$

$$Q_{p} = \frac{1}{\pi \cdot \left[ (1-D) \cdot \frac{S_{e}}{S_{n}} + 0.5 + D \right]}$$

$$\omega_n = \frac{2}{f}$$

Where.

• N is the number of phases,  $R_{ESR}$  is the output capacitor's Equivalent Series Resistance (ESR) of the total capacitors,  $R_{LOAD}$  is the load resistance,  $L_{eq}$  is the equivalent inductance

for multiphase boost with N number of phases, L is each phase's inductor's inductance.

$$L_{eq} = \frac{L}{N}$$

 K<sub>ISEN</sub> is the current sense gain as shown in <u>Equation 34</u>, where R<sub>SENx</sub> and R<sub>SETx</sub> are per phase current sense resistor and setting resistors described in <u>"Current Sense for Individual Phase - ISENX" on page 31</u>.

$$\mathsf{K}_{\mathsf{ISEN}} = \frac{\mathsf{R}_{\mathsf{SENx}} \cdot \mathsf{6500}}{\mathsf{R}_{\mathsf{SETx}}} \tag{EQ. 34}$$

 Se/Sn is gain of the selected compensating slope over the sensed inductor current up-ramp. It can be calculated in <u>Equation 36</u>, where K<sub>SLOPE</sub> is the gain of selected compensating slope over the sensed IL down slope (refer to <u>Equation 15 on page 32</u>).

$$\frac{S_e}{S_p} = K_{SLOPE} \cdot \left( \frac{V_{OUT}}{V_{IN}} - 1 \right)$$
 (EQ. 35)

Equation 33 shows that the system is mainly a single order system plus a Right Half Zero (RHZ), which commonly exists for boost converter. The main pole  $\omega_{pPS}$  is determined by load and output capacitance and the ESR zero  $\omega_{ESR}$  is the same as buck converter.

Since the  $\omega_{RHZ}$  changes with load, typically the boost converter crossover frequency is set 1/5 to 1/3 of the  $\omega_{RHZ}$  frequency.

The double pole  $\omega_n$  is at half of the f<sub>SW</sub> and has minimum effects at crossover frequency for most of the cases when the crossover frequency is fairly low.

#### **COMPENSATOR DESIGN**

Generally simple Type-2 compensator can be used to stabilize the system. In the actual application, however, an extra phase margin will be provided by a Type-3 compensator.




FIGURE 66. TYPE-3 COMPENSATOR

The transfer function at the error amplifier and its compensation network can be expressed as Equation 36.

$$H_{e2}(s) = \frac{V_C}{V_{FB}} = g_m \cdot Z_{COMP} = (EQ. 36)$$

$$g_m \frac{(1 + sR_{CP}C_{CP1})R_{OEA}}{1 + s[R_{CP}C_{CP1} + R_{OEA}(C_{CP1} + C_{CP2})] + C_{CP2}C_{CP1}R_{CP}C_{OEA}}^{R}$$

If  $R_{OEA}$ >> $R_{CP}$ ,  $C_{CP1}$ >> $C_{CP2}$ , and  $R_{OEA}$  = infinite, the equation can be simplified as shown in <u>Equation 37</u>:

$$\mathsf{H}_{e2}(\mathsf{s}) = \mathsf{g}_\mathsf{m} \cdot \frac{1 + \mathsf{s} \cdot \mathsf{R}_\mathsf{CP} \cdot \mathsf{C}_\mathsf{CP1}}{\mathsf{s} \cdot \mathsf{C}_\mathsf{CP1} \cdot (1 + \mathsf{s} \cdot \mathsf{R}_\mathsf{CP} \cdot \mathsf{C}_\mathsf{CP2})} = \frac{\omega_1}{\mathsf{s}} \cdot \frac{1 + \frac{\mathsf{s}}{\omega_{z2}}}{1 + \frac{\mathsf{s}}{\omega_{p2}}}$$

(EQ. 37)

Where

$$\omega_{p2} = \frac{g_m}{C_{CP1}}$$

$$\omega_{z2} = \frac{1}{R_{CP} \cdot C_{CP1}}$$

$$\omega_{p3} = \frac{1}{R_{CP} \cdot C_{CP2}}$$

If Type-3 compensation is needed, the transfer function at the feedback resistor network is:

$$H_{e1}(S) = \frac{R_{FB1}}{R_{FB1} + R_{FB2}} \cdot \frac{1 + \frac{s}{\omega_{z1}}}{1 + \frac{s}{\omega_{n1}}}$$
 (EQ. 38)

Where.

$$\omega_{z1} = \frac{1}{C_1 \cdot (R_{FB2} + R_1)}$$

$$\omega_{p1} = \frac{1}{C_1 \cdot \frac{R_{FB2} \cdot R_{FB1} + R_{FB2} \cdot R_1 + R_{FB1} \cdot R_1}{R_{FB2} + R_{FB1}}}$$

The total transfer function with compensation network and gain stage will be expressed:

$$G_{open}(s) = G_{vcvo}(s) \cdot H_{e1}(s) \cdot H_{e2}(s)$$
 (EQ. 39)

Use  $f = \omega/2\pi$  to convert the pole and zero expressions to frequency domain, and from Equations 33, 38 and 39, select the compensator's pole and zero locations.

In general, as described earlier, a type-2 compensation is enough. Typically the crossover frequency is set 1/5 to 1/3 of the  $\omega_{RHZ}$  frequency. For the compensator as general rule, set  $\omega_{p2}/2\pi$  at very low end frequency; set  $\omega_{z2}/2\pi$  at 1/5 of the crossover frequency; set  $\omega_{p3}/2\pi$  at the ESR zero or the RHZ frequency  $\omega_{RHZ}/2\pi$ , whichever is lower.

### **VCC Input Filter**

To provide a quiet power rail to the internal analog circuitry, it is recommended to place an RC filter between PVCC and VCC. A  $10\Omega$  resistor between PVCC and VCC and at least  $1\mu F$  ceramic capacitor from VCC to GND are recommended.

#### **Current Sense Circuit**

To set the current sense resistor, the voltage across the current sense resistor should be limited to within  $\pm 0.3$ V. In a typical application, it is recommended to set the voltage across the current sense resistor in range around 30mV to 100mV for the typical load current condition.

## **Layout Considerations**

For DC/DC converter design, the PCB layout is a very important to ensure the desired performance.

- Place input ceramic capacitors as close as possible to the IC's VIN and PGND/SGND pins.
- Place the output ceramic capacitors as close as possible to the power MOSFETs. Keep this loop (output ceramic capacitor and MOSFETs for each phase) as small as possible to reduce voltage spikes induced by the trace parasitic inductances when MOSFETs switching ON and OFF.
- Place the output aluminum capacitors close to the power MOSFETs.
- Keep the phase node copper area small but large enough to handle the load current.
- Place the input aluminum and some ceramic capacitors close to the input inductors and power MOSFETs.
- 6. Place multiple vias under the bottom pad of the IC. The bottom pad should be connected to the ground copper plane with as large an area as possible in multiple layers to effectively reduce the thermal impedance. <u>Figure 67</u> shows the layout example for vias in the IC bottom pad.

Submit Document Feedback 40 intersil FN8808.1




FIGURE 67. RECOMMENDED LAYOUT PATTERN FOR VIAS IN THE IC BOTTOM PAD

- Place the 10μF decoupling ceramic capacitor at the PVCC pin and as close as possible to the IC. Put multiple vias close to the ground pad of this capacitor.
- Place the 1µF decoupling ceramic capacitor at the VCC pin and as close as possible to the IC. Put multiple vias close to the ground pad of this capacitor.
- 9. Keep the bootstrap capacitors as close as possible to the IC.
- 10. Keep the driver traces as short as possible and with relatively large width (25mil to 40 mil is recommended), and avoid using via or minimal number of vias in the driver path to achieve the lowest impedance.
- 11. Place the current sense setting resistors and the filter capacitors (shown as R<sub>SETxB</sub>, R<sub>BIASxB</sub> and C<sub>ISENx</sub> in <u>Figure 60 on page 31</u>) as close as possible to the IC. Keep each pair of the traces close to each other to avoid undesired switching noise injections.

- 12. The current sensing traces must be laid out very carefully since they carry tiny signals with only tens of mV.
- For the current sensing traces close to the power sense resistor (R<sub>SENx</sub>), the layout pattern shown in Figure 68 is recommended. Assuming the R<sub>SENx</sub> is placed in the top layer (red), route one current sense connection from the middle of one R<sub>SENx</sub> pad in the top layer under the resistor (red trace). For the other current sensing trace, from the middle of the other pad on R<sub>SENx</sub> in top layer, after a short distance, via down to the second layer and route this trace right under the top layer current sense trace.
- Keep the current sensing traces far from the noisy traces like gate driving traces (LGx, UGx and PHx), phase nodes in power stage, BOOTx signals, output switching pulse currents, driving bias traces and input inductor ripple current signals, etc.




FIGURE 68. RECOMMENDED LAYOUT PATTERN FOR CURRENT SENSE TRACES REGULATOR

## **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
December 24, 2015	FN8808.1	Updated expression Qp and Equation 35 on page 39.  Removed text after Equation 35 on page 39 and before paragraph that begins with "Equation 33".
November 23, 2015	FN8808.0	Initial Release

## **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <a href="https://www.intersil.com">www.intersil.com</a>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

For additional products, see <a href="www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


Submit Document Feedback 42 intersil\* FN


## **Package Outline Drawing**


## L32.5x5H


32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (PUNCH QFN WITH WETABLE FLANK)


Rev 1, 9/14











### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- Dimension applies to the plated terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 6. Reference document: JEDEC MO220