Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



M16C/6N Group (M16C/6NK, M16C/6NM)

Hardware Manual

RENESAS MCU M16C FAMILY / M16C/60 SERIES

All information contained in this material, including products and product specifications at the time of publication of this material, is subject to change by Renesas Electronics Corp. without notice.

Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials -

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

— The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
 - In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

— The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.



How to Use This Manual

1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual. The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the M16C/6N Group (M16C/6NK, M16C/6NM). Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Web site.

Document Type	Description	Document Title	Document No.
Datasheet	Hardware overview and	M16C/6N Group	REJ03B0058
	electrical characteristics	(M16C/6NK, M16C/6NM)	
		Datasheet	
Hardware manual	Hardware specifications (pin assignments,	M16C/6N Group	This hardware
	memory maps, peripheral function specifications,	(M16C/6NK. M16C/6NM)	manual
	electrical characteristics, timing charts) and	Hardware Manual	(REJ09B0124)
	operation description		
	Note: Refer to the application notes for details		
	on using peripheral functions.		
Software manual	Description of CPU instruction set	M16C/60,	REJ09B0137
		M16C/20,	
		M16C/Tiny Series	
		Software Manual	
Application note	Information on using peripheral functions and	Available from Re	nesas
	application examples	Technology web s	ite
	Sample programs		
	Information on writing programs in assembly		
	language and C		
Renesas	Product specifications, updates on documents,		
technical update	etc.		

2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1) Register Names, Bit Names, and Pin Names

Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories.

Examples the PM03 bit in the PM0 register

P3_5 pin, VCC pin

(2) Notation of Numbers

The indication "b" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "h" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format.


Examples Binary: 11b

Hexadecimal: EFA0h

Decimal: 1234

3. Register Notation

The symbols and terms used in register diagrams are described below.



*1

Blank: Set to 0 or 1 according to the application

0 : Set to 0 1 : Set to 1

X: Nothing is assigned

*2

RW: Read and write RO: Read only WO: Write only

- : Nothing is assigned

*3

• Reserved bit

Reserved bit. Set to specified value.

*4

· Nothing is assigned

Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0.

• Do not set a value

Operation is not guaranteed when a value is set.

• Function varies depending on operating mode

The function of the bit varies with the peripheral function mode.

Refer to the register diagram for information on the individual modes.

4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SFR	Special Function Registers
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

Table of Contents

SFR Page Reference	B-1
1. Overview	
1.1 Applications	
1.2 Performance Overview	
1.3 Block Diagram	4
1.4 Product Information	5
1.5 Pin Assignments	6
1.6 Pin Functions	13
2. Central Processing Unit (CPU)	16
2.1 Data Registers (R0, R1, R2, and R3)	16
2.2 Address Registers (A0 and A1)	16
2.3 Frame Base Register (FB)	17
2.4 Interrupt Table Register (INTB)	17
2.5 Program Counter (PC)	17
2.6 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)	
2.7 Static Base Register (SB)	17
2.8 Flag Register (FLG)	
2.8.1 Carry Flag (C Flag)	
2.8.2 Debug Flag (D Flag)	
2.8.3 Zero Flag (Z Flag)	
2.8.4 Sign Flag (S Flag)	
2.8.5 Register Bank Select Flag (B Flag)	
2.8.6 Overflow Flag (O Flag)	
2.8.7 Interrupt Enable Flag (I Flag)	
2.8.8 Stack Pointer Select Flag (U Flag)	
2.8.9 Processor Interrupt Priority Level (IPL)	
3. Memory	
4. Special Function Registers (SFRs)	
5. Resets	35
5.1 Hardware Reset	
5.1.1 Reset on a Stable Supply Voltage	
5.1.2 Power-on Reset	
5.2 Software Reset	
5.3 Watchdog Timer Reset	
5.4 Oscillation Stop Detection Reset	
5.5 Internal Space	
6. Processor Mode	
6.1 Types of Processor Mode	
6.2 Setting Processor Modes	
7. Bus	45
7.1 Bus Mode	45
7.1.1 Separate Bus	45
7.1.2 Multiplexed Bus	45

7.2 Bus Control	46
7.2.1 Address Bus	46
7.2.2 Data Bus	46
7.2.3 Chip Select Signal	46
7.2.4 Read and Write Signals	48
7.2.5 ALE Signal	
7.2.6 RDY Signal	
7.2.7 HOLD Signal	
7.2.8 BCLK Output	
7.2.9 External Bus Status when Internal Area Accessed	
7.2.10 Software Wait	
8. Clock Generation Circuit	
8.1 Types of Clock Generation Circuit	
8.1.1 Main Clock	
8.1.2 Sub Clock	
8.1.3 On-chip Oscillator Clock	
8.1.4 PLL Clock	
8.2 CPU Clock and Peripheral Function Clock	
8.2.1 CPU Clock and BCLK	
8.2.2 Peripheral Function Clock	
8.3 Clock Output Function	
8.4 Power Control	
8.4.1 Normal Operating Mode	
8.4.2 Wait Mode	
8.4.3 Stop Mode	
8.5 Oscillation Stop and Re-oscillation Detection Function	
8.5.1 Operation when CM27 Bit = 0 (Oscillation Stop Detection Rese	
8.5.2 Operation when CM27 Bit = 1 (Oscillation Stop, Re-oscillation I	• /
8.5.3 How to Use Oscillation Stop and Re-oscillation Detection Func	
9. Protection	80
10. Interrupts	81
10.1 Type of Interrupts	81
10.2 Software Interrupts	82
10.2.1 Undefined Instruction Interrupt	82
10.2.2 Overflow Interrupt	82
10.2.3 BRK Interrupt	82
10.2.4 INT Instruction Interrupt	82
10.3 Hardware Interrupts	83
10.3.1 Special Interrupts	83
10.3.2 Peripheral Function Interrupts	
10.4 Interrupts and Interrupt Vector	
10.4.1 Fixed Vector Tables	
10.4.2 Relocatable Vector Tables	
10.5 Interrupt Control	
10.5.1 Flag	
10.5.2 IR Bit	
10.5.3 Rits II VI 2 to II VI 0 and IPI	88

10.5.4 Interrupt Sequence	89
10.5.5 Interrupt Response Time	90
10.5.6 Variation of IPL when Interrupt Request is Accepted	90
10.5.7 Saving Registers	91
10.5.8 Returning from Interrupt Routine	92
10.5.9 Interrupt Priority	92
10.5.10 Interrupt Priority Level Select Circuit	92
10.6 INT Interrupt	94
10.7 NMI Interrupt	
10.8 Key Input Interrupt	98
10.9 CAN0/1 Wake-up Interrupt	98
10.10 Address Match Interrupt	99
11. Watchdog Timer	101
11.1 Count Source Protective Mode	102
12. DMAC	103
12.1 Transfer Cycle	108
12.1.1 Effect of Source and Destination Addresses	108
12.1.2 Effect of BYTE Pin Level	108
12.1.3 Effect of Software Wait	108
12.1.4 Effect of RDY Signal	108
12.2 DMA Transfer Cycles	110
12.3 DMA Enable	111
12.4 DMA Request	111
12.5 Channel Priority and DMA Transfer Timing	112
13. Timers	113
13.1 Timer A	115
13.1.1 Timer Mode	119
13.1.2 Event Counter Mode	120
13.1.3 One-shot Timer Mode	125
13.1.4 Pulse Width Modulation (PWM) Mode	127
13.2 Timer B	130
13.2.1 Timer Mode	133
13.2.2 Event Counter Mode	134
13.2.3 Pulse Period and Pulse Width Measurement Mode	135
14. Three-Phase Motor Control Timer Function	138
15. Serial Interface	149
15.1 UARTi	149
15.1.1 Clock Synchronous Serial I/O Mode	159
15.1.2 Clock Asynchronous Serial I/O (UART) Mode	
15.1.3 Special Mode 1 (I ² C Mode)	
15.1.4 Special Mode 2	
15.1.5 Special Mode 3 (IE Mode)	
15.1.6 Special Mode 4 (SIM Mode) (UART2)	
15.2 SI/Oi	
15.2.1 SI/Oi Operation Timing	200
15.2.2 CLK Polarity Selection	200
15.2.3 Functions for Setting an SOUTi Initial Value	201

16. A/D Converter	202
16.1 Mode Description	206
16.1.1 One-shot Mode	206
16.1.2 Repeat Mode	208
16.1.3 Single Sweep Mode	210
16.1.4 Repeat Sweep Mode 0	212
16.1.5 Repeat Sweep Mode 1	214
16.2 Function	216
16.2.1 Resolution Select Function	216
16.2.2 Sample and Hold	216
16.2.3 Extended Analog Input Pins	216
16.2.4 External Operation Amplifier (Op-Amp) Connection Mode	216
16.2.5 Current Consumption Reducing Function	217
16.2.6 Output Impedance of Sensor under A/D Conversion	217
17. D/A Converter	219
18. CRC Calculation	
19. CAN Module	223
19.1 CAN Module-Related Registers	224
19.1.1 CANi Message Box	
19.1.2 Acceptance Mask Registers	224
19.1.3 CAN SFR Registers	224
19.2 CANi Message Box	
19.3 Acceptance Mask Registers	227
19.4 CAN SFR Registers	228
19.5 Operational Modes	
19.5.1 CAN Reset/Initialization Mode	234
19.5.2 CAN Operation Mode	
19.5.3 CAN Sleep Mode	235
19.5.4 CAN Interface Sleep Mode	235
19.5.5 Bus Off State	
19.6 CAN Module System Clock Configuration	237
19.7 Bit Timing Configuration	
19.8 Bit-rate	
19.8.1 Calculation of Bit-rate	238
19.9 Acceptance Filtering Function and Masking Function	239
19.10 Acceptance Filter Support Unit (ASU)	
19.11 Basic CAN Mode	241
19.12 Return from Bus Off Function	242
19.13 Time Stamp Counter and Time Stamp Function	242
19.14 Listen-Only Mode	242
19.15 Reception and Transmission	243
19.15.1 Reception	244
19.15.2 Transmission	245
19.16 CAN Interrupt	246
20. Programmable I/O Ports	247
20.1 PDi Register	
20.2 Pi Register, PC14 Register	
20.3 PURj Register	
20.4 PCR Register	

21. Flash Memory Version	260
21.1 Memory Map	261
21.1.1 Boot Mode	262
21.2 Functions to Prevent Flash Memory from Rewriting	262
21.2.1 ROM Code Protect Function	262
21.2.2 ID Code Check Function	262
21.3 CPU Rewrite Mode	264
21.3.1 EW0 Mode	265
21.3.2 EW1 Mode	
21.3.3 Registers FMR0 and FMR1	266
21.3.4 Notes on CPU Rewrite Mode	
21.3.5 Software Commands	
21.3.6 Data Protect Function	
21.3.7 Status Register (SRD Register)	
21.3.8 Full Status Check	
21.4 Standard Serial I/O Mode	
21.4.1 ID Code Check Function	
21.4.2 Example of Circuit Application in Standard Serial I/O Mode	
21.5 Parallel I/O Mode	
21.5.1 User ROM and Boot ROM Areas	
21.5.2 ROM Code Protect Function	
21.6 CAN I/O Mode	
21.6.1 ID Code Check Function	
21.6.2 Example of Circuit Application in CAN I/O Mode	
22. Electrical Characteristics	
22.1 Electrical Characteristics (Normal-ver.)	
22.2 Electrical Characteristics (T/V-ver.)	328
23. Usage Notes	338
23.1 SFRs	338
23.2 External Bus (Normal-ver. only)	339
23.3 External Clock	340
23.4 PLL Frequency Synthesizer	341
23.5 Power Control	342
23.6 Oscillation Stop, Re-oscillation Detection Function	344
23.7 Protection	345
23.8 Interrupts	346
23.8.1 Reading Address 00000h	346
23.8.2 Setting SP	
23.8.3 NMI Interrupt	346
23.8.4 Changing Interrupt Source	
23.8.5 INT Interrupt	347
23.8.6 Rewrite Interrupt Control Register	
23.8.7 Watchdog Timer Interrupt	
23.9 DMAC	
23.9.1 Write to DMAE Bit in DMiCON Register	
23.10 Timers	
23.10.1 Timer A	
23.10.2 Timer B	354

23.11 Thee-Phase Motor Control Timer Function	356
23.12 Serial Interface	357
23.12.1 Clock Synchronous Serial I/O Mode	357
23.12.2 Special Modes	358
23.12.3 SI/Oi	359
23.13 A/D Converter	360
23.14 CAN Module	362
23.14.1 Reading CiSTR Register	362
23.14.2 Performing CAN Configuration	364
23.14.3 Suggestions to Reduce Power Consumption	365
23.14.4 CAN Transceiver in Boot Mode	366
23.15 Programmable I/O Ports	367
23.16 Dedicated Input Pin	368
23.17 Electrical Characteristic Differences between Mask ROM and Flash Memory Version MCUs	369
23.18 Mask ROM Version (Normal-ver. only)	370
23.19 Flash Memory Version	371
23.19.1 Functions to Prevent Flash Memory from Rewriting	371
23.19.2 Stop Mode	371
23.19.3 Wait Mode	371
23.19.4 Low Power Dissipation Mode and On-Chip Oscillator Low Power Dissipation Mode	371
23.19.5 Writing Command and Data	371
23.19.6 Program Command	371
23.19.7 Lock Bit Program Command	371
23.19.8 Operating Speed	371
23.19.9 Prohibited Instructions	372
23.19.10 Interrupts	372
23.19.11 How to Access	372
23.19.12 Rewriting in User ROM Area	372
23.19.13 DMA Transfer	372
23.20 Flash Memory Programming Using Boot Program	373
23.20.1 Programming Using Serial I/O Mode	373
23.20.2 Programming Using CAN I/O Mode	373
23.21 Noise	374
Appendix 1. Package Dimensions	375
Pagistar Inday	277

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

SFR Page Reference

0000h 0001h 0001h 0001h 0002h 0003h 0004h Processor Mode Register 0 PM0 40 0005h Processor Mode Register 1 PM1 41 0006h System Clock Control Register 0 CM0 58 0007h System Clock Control Register 1 CM1 59 0008h Chip Select Control Register 2 CSR 46 0009h Address Match Interrupt Enable Register PRCR 80 000Dh Oscillation Stop Detection Register PRCR 80 000Dh Watchdog Timer Start Register WDTS 102 000Fh Watchdog Timer Control Register WDC 102 0010h Address Match Interrupt Register 0 RMAD0 100 0011h Address Match Interrupt Register 1 RMAD1 100 0012h Address Match Interrupt Register 1 RMAD1 100 0013h Address Match Interrupt Register 1 RMAD1 100 0015h Address Match Interrupt Register 2 RMAD1 100 0018h	Address	Register	Symbol	Page
0002h 0003h Processor Mode Register 0 PM0 40 0005h Processor Mode Register 1 PM1 41 0006h System Clock Control Register 0 CM0 58 0007h System Clock Control Register 1 CM1 59 0008h Chip Select Control Register 1 CSR 46 0009h Address Match Interrupt Enable Register PRCR 80 0000h Oscillation Stop Detection Register CM2 60 000Dh Watchdog Timer Start Register WDC 102 000Fh Watchdog Timer Control Register WDC 102 0010h Ool1h Address Match Interrupt Register WDC 102 0013h Ool1h Address Match Interrupt Register 1 RMAD0 100 0013h Ool1h Address Match Interrupt Register 1 RMAD1 100 0015h Ool1h Address Match Interrupt Register 1 RMAD1 100 0016h Ool7h Address Match Interrupt Register 1 RMAD1 100 0016h Ool7h <td< td=""><td>-</td><td>Hogistor</td><td>Cynnon</td><td>i ago</td></td<>	-	Hogistor	Cynnon	i ago
0003h Processor Mode Register 0 PM0 40 0005h Processor Mode Register 1 PM1 41 0006h System Clock Control Register 0 CM0 58 0007h System Clock Control Register 1 CM1 59 0008h Chip Select Control Register 1 CM1 59 0009h Address Match Interrupt Enable Register AIER 100 0000h O00Ch Oscillation Stop Detection Register CM2 60 000Dh O00Eh Watchdog Timer Start Register WDC 102 000Fh Watchdog Timer Start Register WDC 102 0010h Watchdog Timer Start Register WDC 102 0011h Address Match Interrupt Register 0 RMAD0 100 0013h Address Match Interrupt Register 1 RMAD1 100 0014h Address Match Interrupt Register 1 RMAD1 100 0015h Address Match Interrupt Register 1 RMAD1 100 0016h O015h CSE 52 0016h				
0004h Processor Mode Register 0 PM0 40 0005h Processor Mode Register 1 PM1 41 0007h System Clock Control Register 0 CM0 58 0007h System Clock Control Register 1 CM1 59 0008h Chip Select Control Register CSR 46 0009h Address Match Interrupt Enable Register AIER 100 000Dh Protect Register CM2 60 000Dh Oscillation Stop Detection Register WDC 102 000Fh Watchdog Timer Start Register WDC 102 000Fh Watchdog Timer Control Register WDC 102 0010h Watchdog Timer Control Register WDC 102 0011h Address Match Interrupt Register 0 RMAD0 100 0014h A011h Address Match Interrupt Register 1 RMAD1 100 0017h Address Match Interrupt Register 2 CSE 52 0016h Chip Select Expansion Control Register CSE 52 0017h	0002h			
0005h Processor Mode Register 1 PM1 41 0006h System Clock Control Register 0 CM0 58 0008h System Clock Control Register 1 CM1 59 0008h Chip Select Control Register CSR 46 0009h Address Match Interrupt Enable Register AIER 100 000Bh Protect Register PRCR 80 000Dh Oscillation Stop Detection Register CM2 60 000Dh Watchdog Timer Start Register WDC 102 000Fh Watchdog Timer Control Register WDC 102 0010h Address Match Interrupt Register WDC 102 0011h Address Match Interrupt Register 0 RMAD0 100 0015h Address Match Interrupt Register 1 RMAD1 100 0015h Address Match Interrupt Register 1 RMAD1 100 0015h Address Match Interrupt Register 2 RMAD1 100 0015h Chip Select Expansion Control Register CSE 52 0015h	0003h			
0006h System Clock Control Register 0 CM0 58 0007h System Clock Control Register 1 CM1 59 0009h Chip Select Control Register CSR 46 0009h Address Match Interrupt Enable Register AIER 100 000Bh Protect Register PRCR 80 000Dh Oo0Ch Oscillation Stop Detection Register CM2 60 000Dh Watchdog Timer Start Register WDC 102 0010h Watchdog Timer Start Register WDC 102 0010h Address Match Interrupt Register 0 RMAD0 100 0013h Address Match Interrupt Register 1 RMAD1 100 0013h Bollah Bollah 100 0014h Bollah CSE 52 0015h Chip Select Expans	0004h	Processor Mode Register 0	PM0	40
0007h System Clock Control Register 1 CM1 59 0008h Chip Select Control Register CSR 46 0009h Address Match Interrupt Enable Register AIER 100 0000h Protect Register PRCR 80 0000h Oscillation Stop Detection Register CM2 60 000Dh Watchdog Timer Start Register WDC 102 0010h Watchdog Timer Control Register WDC 102 0011h Address Match Interrupt Register 0 RMAD0 100 0011h Address Match Interrupt Register 1 RMAD1 100 0014h 0013h 100 100 0014h 0016h 100 100 0017h 100 100 100 0018h 100 100 100 0019h 100 100 100 0019h 100 100 100 0019h 100 100 100 0019h 100 100 100	0005h	Processor Mode Register 1	PM1	41
0008h Chip Select Control Register CSR 46 0009h Address Match Interrupt Enable Register AIER 100 000Bh Protect Register PRCR 80 000Dh Oscillation Stop Detection Register CM2 60 000Eh Watchdog Timer Start Register WDC 102 0010h Odorba Watchdog Timer Control Register WDC 102 0010h Address Match Interrupt Register WDC 102 0012h Address Match Interrupt Register I RMAD0 100 0012h Address Match Interrupt Register I RMAD1 100 0012h Address Match Interrupt Register I RMAD1 100 0013h Address Match Interrupt Register I RMAD1 100 0014h Address Match Interrupt Register I RMAD1 100 0015h Address Match Interrupt Register I RMAD1 100 0014h Address Match Interrupt Register I RMAD1 100 0015h CSE 52 52 52	0006h	System Clock Control Register 0	CM0	58
0009h Address Match Interrupt Enable Register AIER 100 000Ah Protect Register PRCR 80 000Ch Oscillation Stop Detection Register CM2 60 000Dh Watchdog Timer Start Register WDC 102 000Fh Watchdog Timer Control Register WDC 102 0010h O010h Address Match Interrupt Register 0 RMAD0 100 0013h Address Match Interrupt Register 1 RMAD1 100 0014h Address Match Interrupt Register 1 RMAD1 100 0015h Address Match Interrupt Register 1 RMAD1 100 0014h Chip Select Expansion Control Register 2 CSE 52 0015h Chip Select Expansion Control Register 2 PM2	0007h	System Clock Control Register 1	CM1	59
O00Ah	0008h	Chip Select Control Register	CSR	46
000Bh O00Ch Oscillation Stop Detection Register CM2 60 000Dh Watchdog Timer Start Register WDTS 102 000Fh Watchdog Timer Control Register WDC 102 0010h Address Match Interrupt Register 0 RMADO 100 0012h Address Match Interrupt Register 1 RMADO 100 0013h Address Match Interrupt Register 1 RMAD1 100 0015h Address Match Interrupt Register 1 RMAD1 100 0016h Address Match Interrupt Register 1 RMAD1 100 0017h Address Match Interrupt Register 1 RMAD1 100 0018h Address Match Interrupt Register 1 RMAD1 100 0017h Address Match Interrupt Register 1 RMAD1 100 0018h Chip Select Expansion Control Register 2 PLC0 63 0016h Polic Plus Control Register 2 PM2 62 0016h Processor Mode Register 2 PM2 62 0028h DMA0 Destination Pointer DAR0 107	0009h			100
000Ch 000Dh 001Dh 0		Protect Register	PRCR	80
000Dh Watchdog Timer Start Register WDTS 102 000Fh Watchdog Timer Control Register WDC 102 0010h Address Match Interrupt Register 0 RMAD0 100 0011h Address Match Interrupt Register 0 RMAD0 100 0014h Address Match Interrupt Register 1 RMAD1 100 0015h Address Match Interrupt Register 1 RMAD1 100 0016h Address Match Interrupt Register 1 RMAD1 100 0017h Bool 1 100 100 0018h Collegister 1 RMAD1 100 0018h Chip Select Expansion Control Register CSE 52 001Ch PLC Control Register 0 PLC0 63 001Ph Processor Mode Register 2 PM2 62 001Ph DMA0 Source Pointer SAR0 107 0022h DMA0 Destination Pointer DAR0 107 0023h DO25h DMA0 Transfer Counter TCR0 107 0024h DO25h DMA1 Source Pointer				
000Eh Watchdog Timer Start Register WDC 102 000Fh Watchdog Timer Control Register WDC 102 0010h Address Match Interrupt Register 0 RMAD0 100 0012h 0013h		Oscillation Stop Detection Register	CM2	60
000Fh 0010h 0011h 0011h 0012h 0013h 0014h 0015h 0016h 0016h 0016h 0017h 0018h 0019h 0018h 0019h 0018h 0019h 0018h 0019h 0018h 0019h 0018h 0019h 0018h 0019h 0018h 0019h 0019h 0018h 0019h 0018h 0019h 0018h 0019h 0018h 0019h 0018h 0019h 0018h 0019h 002h 002h 002h 002h 002h 002h 002h 00				
O010h O011h O011h O012h O012h O013h O014h O015h O016h O016h O016h O017h O018h O019h O014h O019h O014h O019h O014h O019h O016h O016				
Olith Olit		Watchdog Timer Control Register	WDC	102
0012h 0013h 0014h 0014h 0015h 0016h 0017h 0018h 0019h 0019h 0016h 0017h 0018h 0019h 0016h 0017h 0018h 0019h 0016h 0017h 0018h 0019h 0016h 0017h 0018h 0019h 0016h 0016				
O013h O014h O015h Address Match Interrupt Register 1 RMAD1 100 1		Address Match Interrupt Register 0	RMAD0	100
O014h O015h O016h O016h O017h O017h O018h O019h O019h O019h O010h O020h O020h O022h O022h O022h O022h O022h O022h O025h O026h O026				
Olimbox Olim				
0016h 0017h 0018h 0019h 0010h 0010h 0016h 0010h 0016h 0010h 0010			D1445 :	
0017h 0018h 0019h 0011h 0020h 0020h 0022h 0023h 0024h 0025h 0026h 0026h 0027h 0028h 0028h 0028h 0028h 0028h 0020h 0020		Address Match Interrupt Register 1	RMAD1	100
0018h 0019h 001Ah 001Bh Chip Select Expansion Control Register CSE 52 001Ch PLL Control Register 0 PLC0 63 001Dh 001Eh Processor Mode Register 2 PM2 62 001Fh 0020h 0021h 0022h 0023h 0022h 0023h 0026h 0026h 0026h 0027h 0028h 0029h 0028h 0029h 0028h 0029h 0028h 0029h 0028h 0020h 002Dh 002Bh 002Dh 002Bh 002Dh 002Eh 002Ch 0030h 0031h 0033h 0036h 0037h 0036h 0037h 0038h 0039h 0030Ch 003Ch 003				
0019h 001Ah 001Bh Chip Select Expansion Control Register CSE 52 001Ch PLL Control Register 0 PLC0 63 001Dh 001Eh Processor Mode Register 2 PM2 62 001Fh 0020h 0021h 0022h 0023h 0024h 0022h 0023h 0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Ah 002Bh 002Ch 002Dh 002Ch 002Dh 002Eh 002Ch 002Dh 002Eh 002Ch 002C				
001Ah Chip Select Expansion Control Register CSE 52 001Ch PLL Control Register 0 PLC0 63 001Dh Processor Mode Register 2 PM2 62 001Fh 0020h 0020h 0020h 0020h 0021h DMA0 Source Pointer SAR0 107 0022h 0023h 0024h 0025h 0026h 107 0025h 0026h DMA0 Destination Pointer DAR0 107 0028h 0028h 0028h 0028h 107 0028h 002Ah 002Ah 002Ah 107 002Bh 002Ch DMA0 Control Register DM0CON 106 002Dh 002Eh 0030h 0030h 0030h 003Th 0033h 0034h 0035h 0034h 0038h 0037h 0038h 0030h 0030h 003Bh 003Ch 003Ch <td< td=""><td></td><td></td><td></td><td></td></td<>				
001Bh Chip Select Expansion Control Register CSE 52 001Ch PLL Control Register 0 PLC0 63 001Dh Processor Mode Register 2 PM2 62 001Eh Processor Mode Register 2 PM2 62 001Eh DMA0 Source Pointer SAR0 107 0022h DMA0 Source Pointer SAR0 107 0023h DMA0 Destination Pointer DAR0 107 0024h DMA0 Transfer Counter TCR0 107 0028h DMA0 Transfer Counter TCR0 107 002Bh DMA0 Control Register DM0CON 106 002Dh DMA1 Source Pointer SAR1 107 0030h DMA1 Source Pointer SAR1 107 0033h DMA1 Destination Pointer DAR1 107 0035h DMA1 Transfer Counter TCR1 107 0037h DM39h DMA1 Transfer Counter TCR1 107 0038h DMA1 Control Register DM1CON 106 003Dh				
001Ch 001Dh 001Eh 001Eh 0020h 0020h 0022th 0022th 0022th 0023th 0023th 0024th 0026th 0020th 0020th 0020th 0026th			005	
001Dh 001Eh Processor Mode Register 2 PM2 62 001Fh 0020h DMA0 Source Pointer SAR0 107 0022h 0023h 0024h 0025h 0026h 0025h DMA0 Destination Pointer DAR0 107 0028h 0027h 0028h 107 0029h 002Ah 0029h 107 002Bh 002Ch DMA0 Transfer Counter TCR0 107 002Bh 002Ch DMA0 Control Register DM0CON 106 002Fh 003Ch 003Ch 003Ah 107 0033h 0034h 0036h 003Ah 003Ah 0038h 0038h 003Ah 003Ah 003Ah 003Bh 003Ch 0MA1 Control Register DM1CON 106 003Dh 003Ch 0MA1 Control Register DM1CON 106				
001Eh Processor Mode Register 2 PM2 62 001Fh 0020h 0021h 0021h 0022h 0022h 0023h 0024h 0024h 0026h 0026h 0026h 0036h		PLL Control Register 0	PLC0	63
001Fh 0020h 0021h DMA0 Source Pointer SAR0 107 0022h 0023h 0024h 0025h 0026h 0027h 0026h 0027h 0028h 0029h 0028h 0029h 0028h 0029h 0028h 0038h		Dunanana Mada Danistas O	DMO	00
0020h DMA0 Source Pointer SAR0 107 0022h DMA0 Source Pointer SAR0 107 0023h DMA0 Destination Pointer DAR0 107 0025h DMA0 Destination Pointer DAR0 107 0026h DMA0 Transfer Counter TCR0 107 0028h DMA0 Control Register DM0CON 106 002bh DM2Dh DM0CON 106 002Fh DM2Dh DM0CON 106 0037h DMA1 Source Pointer SAR1 107 0033h DM3h DMA1 Destination Pointer DAR1 107 0036h DM3h DMA1 Transfer Counter TCR1 107 0038h DM3h DMA1 Transfer Counter TCR1 107 0038h DM3h DM1CON 106 003Dh DMA1 Control Register DM1CON 106		Processor Mode Register 2	PIVI2	62
0021h 0022h 0023h 0024h 0025h 0025h 0026h 0027h 0026h 0027h 0028h 0029h 0020h 0020h 0020h 0020h 0020h 0020h 0020h 0020h 0020h 0020h 0020h 0020h 0020h 0020h 0020h 0020h 0020h 0030h 0031h 0033h 0033h 0033h 0033h 0033h 0033h 0033h 0033h 0036h 0037h 0038h 0				
0022h 0023h 0024h 0025h 0026h DMA0 Destination Pointer 0027h 0028h 0029h DMA0 Transfer Counter TCR0 107 002Ah 002Ah 002Bh 002Ch DMOCON 106 002Dh 002Ch DMA0 Control Register DM0CON 106 002Eh 002Eh 0030h 0030h 0030h 0031h DMA1 Source Pointer SAR1 107 0033h 0034h 0036h 0037h 0038h 0037h 0038h 0039h 0030h 0030h 0038h 0030h 0030h 0030h 0030h 0038h 0030h 0030h 0030h 0030h 0030h 0030h 0030h 0030h 0030h		DMAG Course Deinter	CADO	107
0023h 0024h 0025h DMA0 Destination Pointer DAR0 107 0026h 0027h 107 107 0028h 0029h 107 107 002Ah 002Bh 107 107 002Bh 002Ch DMA0 Control Register DM0CON 106 002Dh 002Eh 002Eh 002Eh 107 0030h 0031h 0030h 0030h 107 0033h 0033h 0034h 107 0035h 0036h 0037h 0038h 107 0038h 0039h 0038h 107 0038h 0030h 0030h 0030h 107 0038h 0030h 0030h 0030h 107 0038h 003Ch		DIMAO Source Pointer	SARU	107
0024h DMA0 Destination Pointer DAR0 107 0026h DMA0 Transfer Counter TCR0 107 0028h DMA0 Transfer Counter TCR0 107 002Ah DMA0 Control Register DM0CON 106 002Bh DM2Ch DMA0 Control Register DM0CON 106 002Dh D02Eh DM0CON 106 002Fh D030h DMA1 Source Pointer SAR1 107 0033h DMA1 Source Pointer DAR1 107 0035h DMA1 Destination Pointer DAR1 107 0036h DMA1 Transfer Counter TCR1 107 003Ah DM3Bh DMA1 Control Register DM1CON 106 003Dh DM3Eh DM1CON 106				
0025h 0026h 0027h 0028h 0029h 0029h 002Ah 002Ah 002Bh 002Ch 002Ch 002Ch 002Ch 002Ch 002Ch 003Ch 0031h 0031h 0033h 0033h 0033h 0033h 0033h 0033h 0033h 0033h 0036h 0037h 0038h 0038h 0039h 0038h DMA1 Source Pointer SAR1 107 TCR1 107 DMA1 Transfer Counter TCR1 107 DMA1 Destination Pointer TCR1 107 DMA1 Transfer Counter TCR1 107 DMA1 Destination Pointer TCR1 107 DMA1 Transfer Counter TCR1 107 DMA1 Control Register DM1CON 106 D03Ch DMA1 Control Register DM1CON 106				
0026h 0027h 0028h 0029h 0029h DMA0 Transfer Counter TCR0 107 002Ah 002Bh 002Bh 002Ch DMOCON 106 002Dh 002Dh 002Dh 002Ch 003Ch 003		DMA0 Destination Pointer	DARO	107
0027h 0028h 0029h DMA0 Transfer Counter TCR0 107 002Ah 002Bh 003Bh 002Bh 002Bh 003Bh 002Bh 003Bh 003Ch 00MA1 Control Register DMICON 106 003Dh 003Eh 003Eh 003Ch 00MA1 Control Register 00M1CON 106		DIVIAO DESTINATION I OTITO	DAITO	107
0028h 0029h DMA0 Transfer Counter TCR0 107 002Ah 002Bh 002Ch 002Ch 002Ch 002Dh 002Eh 002Eh 0036h 0031h 0033h 0033h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 0038h 0039h 0038h 0039h 0038h TCR1 107 0038h 0038h 0038h 0038h 003Ch 003Ch 003Ch 003Ch DMA1 Control Register DM1CON 106 003Bh 003Ch 003Ch DMA1 Control Register DM1CON 106				
0029h DMA0 Transfer Counter TCR0 107 002Ah 002Bh 002Ch DMOCON 106 002Dh 002Dh 002Eh 002Eh 002Eh 002Fh 0030h 0031h 0034h 107 0032h 0034h 0034h 0034h 107 0035h 0036h 0037h 0038h 107 0038h 0039h 003Ah TCR1 107 003Ah 003Ch DMA1 Control Register DM1CON 106 003Dh 003Eh 003Eh 003Eh 003Eh				
002Ah 002Bh 002Ch DMA0 Control Register DM0CON 106 002Dh 002Eh 002Eh 002Eh 003Ch		DMA0 Transfer Counter	TCR0	107
002Bh 002Ch DMA0 Control Register DM0CON 106 002Dh 002Eh 002Eh 002Fh 0030h 0031h 0031h 0031h 0031h 107 0032h 0033h 0034h 0034h 0034h 0035h 0036h 0037h 0038h 0038h 0039h 0039h 003Ah TCR1 107 0038h 003Ch 0MA1 Control Register DM1CON 106 003Dh 003Eh 003Eh 003Eh				
002Ch DMA0 Control Register DM0CON 106 002Dh 002Eh 002Fh 0030h 0030h 0031h 0031h 0032h 0032h 0033h 0034h 0035h 0036h 0037h 0036h 0037h 0038h 0038h 0039h 0033h 0034h 0038h 0039h 0038h 0039h 003Ah 003Bh 003Ch 0MA1 Control Register DM1CON 106 003Dh 003Eh 003Eh 003Eh 0000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 0000000 0000000		<u> </u>		
002Dh 002Eh 002Fh 0030h 0031h DMA1 Source Pointer SAR1 107 0032h DMA1 Source Pointer DAR1 107 0033h DMA1 Destination Pointer DAR1 107 0036h DMA1 Destination Pointer DAR1 107 0038h DMA1 Transfer Counter TCR1 107 003Ah DMA1 Transfer Counter TCR1 107 003Bh DMA1 Control Register DM1CON 106 003Dh 003Eh 003Eh 003Eh		DMA0 Control Register	DM0CON	106
002Eh 002Fh 0030h 0031h 0031h DMA1 Source Pointer 0032h SAR1 0033h 0034h 0035h DMA1 Destination Pointer 0036h DMA1 Destination Pointer 0037h DMA1 Transfer Counter 0038h TCR1 003Ah 107 003Ah 003Bh 003Ch DMA1 Control Register DM1CON 003Eh 003Eh	_			1.00
002Fh 0030h 0031h DMA1 Source Pointer SAR1 107 0032h 0033h 0034h 0034h 0035h 0041 107 0035h DMA1 Destination Pointer DAR1 107 0036h 0037h 0038h 0039h TCR1 107 0038h 0039h 003Ah 003Bh 003Ch DMA1 Control Register DM1CON 106 003Dh 003Eh				
0030h 0031h 0032h DMA1 Source Pointer SAR1 107 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h DMA1 Destination Pointer DAR1 107 0038h 0039h 0030h 0038h 0030h 0030h 0030h 0030h 0030h 0030h 0030h TCR1 107 0038h 0030h 0030h 0030h 0030h 0030h DMA1 Control Register DM1CON 106 003Eh				
0031h 0032h DMA1 Source Pointer SAR1 107 0032h 0033h 0034h 0035h 0035h 0036h 0037h DMA1 Destination Pointer DAR1 107 0036h 0037h 0038h 0039h 0039h DMA1 Transfer Counter TCR1 107 003Ah 003Bh 003Ch 003Ch 003Dh 003Eh DMA1 Control Register DM1CON 106 003Eh 00				
0032h 0033h 0034h 0034h 0035h DMA1 Destination Pointer 0036h DAR1 107 0037h 0038h 0039h DMA1 Transfer Counter TCR1 107 003Ah 003Bh 003Ch DMA1 Control Register DM1CON 106 003Bh 003Eh		DMA1 Source Pointer	SAR1	107
0034h 0035h DMA1 Destination Pointer DAR1 107 0036h 0037h 0038h 0039h TCR1 107 0038h 0039h TCR1 107 107 003Ah 003Bh 003Ch DMA1 Control Register DM1CON 106 003Dh 003Eh 003Eh 003Eh 003Eh 003Eh	0032h	-		
0035h 0036h DMA1 Destination Pointer DAR1 107 0037h 0038h 0039h DMA1 Transfer Counter TCR1 107 003Ah 003Ah 003Bh 003Ch 003Ch DMA1 Control Register DM1CON 106 003Eh 003Eh DM3CN 106 106	0033h			
0036h 0037h 0038h 0039h 0039h DMA1 Transfer Counter TCR1 107 003Ah 003Bh 003Ch DMA1 Control Register DM1CON 106 003Bh 003Eh	0034h			
0037h 0038h 0039h DMA1 Transfer Counter TCR1 107 003Ah 003Bh 003Ch DMA1 Control Register DM1CON 106 003Bh 003Eh 003Eh 003Eh 003Eh 003Eh 003Eh	0035h	DMA1 Destination Pointer	DAR1	107
0038h 0039h 0039h DMA1 Transfer Counter TCR1 107 003Ah 003Bh 003Ch 003Ch 003Dh 003Eh DMA1 Control Register DM1CON 106	0036h			
0039h DMA1 Transfer Counter TCR1 107 003Ah 003Bh 003Bh 003Ch DMA1 Control Register DM1CON 106 003Dh 003Eh 003Eh 003Eh 003Eh 003Eh 003Eh	0037h			
0039h 003Ah 003Bh 003Ch DMA1 Control Register DM1CON 106 003Dh 003Eh	0038h	DMA1 Transfer Counter	TCP1	107
003Bh 003Ch 003Ch DMA1 Control Register DM1CON 106 003Dh 003Eh	0039h	DIVIAT Halister Counter	IUNI	107
003Ch DMA1 Control Register DM1CON 106 003Dh 003Eh 003Eh 003Eh	003Ah			
003Dh 003Eh	003Bh			
003Dh 003Eh	003Ch	DMA1 Control Register	DM1CON	106
		<u> </u>		
003Fh	003Eh			
	003Fh			L

Address	Register	Symbol	Page
0040h			1 0.90
0041h	CAN0/1 Wake-up Interrupt Control Register	C01WKIC	86
0042h	CANO Successful Reception Interrupt Control Register	CORECIC	86
0043h	CANO Successful Transmission Interrupt Control Register	COTRMIC	86
0044h	INT3 Interrupt Control Register	INT3IC	87
	Timer B5 Interrupt Control Register	TB5IC	86
0045h	SI/O5 Interrupt Control Register	S5IC	86
	Timer B4 Interrupt Control Register	TB4IC	86
0046h	UART1 Bus Collision Detection Interrupt Control Register	U1BCNIC	86
	Timer B3 Interrupt Control Register	TB3IC	86
0047h	UARTO Bus Collision Detection Interrupt Control Register	U0BCNIC	86
	CAN1 Successful Reception Interrupt Control Register	C1RECIC	87
0048h	SI/O4 Interrupt Control Register	S4IC	87
004011	INT5 Interrupt Control Register	INT5IC	87
	CAN1 Successful Transmission Interrupt Control Register	C1TRMIC	87
0049h	SI/O3 Interrupt Control Register	S3IC	87
00 1011	INT4 Interrupt Control Register	INT4IC	87
004Ah	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	86
	DMA0 Interrupt Control Register	DM0IC	86
004Ch		DM1IC	86
004Dh	CANO/1 Error Interrupt Control Register	C01ERRIC	86
	A/D Conversion Interrupt Control Register	ADIC	
004Eh	Key Input Interrupt Control Register	KUPIC	86 86
004Fh	UART2 Transmit Interrupt Control Register	S2TIC	86
004FII	UART2 Receive Interrupt Control Register	S2RIC	86
0050h	UARTO Transmit Interrupt Control Register	SOTIC	
		SORIC	86 86
0052h 0053h	UARTO Receive Interrupt Control Register UART1 Transmit Interrupt Control Register	S1TIC	86 86
0054h	UART1 Receive Interrupt Control Register	S1RIC	86
0055h	Timer A0 Interrupt Control Register	TAOIC	86
0056h	Timer A1 Interrupt Control Register	TA1IC	86
0057h	Timer A2 Interrupt Control Register	TA2IC	87
	INT7 Interrupt Control Register	INT7IC	87
0058h	Timer A3 Interrupt Control Register	TA3IC	87
	INT6 Interrupt Control Register	INT6IC	87
0059h	Timer A4 Interrupt Control Register	TA4IC	86
005Ah	Timer B0 Interrupt Control Register	TB0IC	86
	SI/O6 Interrupt Control Register	S6IC	86
005Bh	Timer B1 Interrupt Control Register	TB1IC	87
	INT8 Interrupt Control Register	INT8IC	87
005Ch	Timer B2 Interrupt Control Register	TB2IC	86
005Dh	INT0 Interrupt Control Register	INT0IC	87
005Eh	INT1 Interrupt Control Register	INT1IC	87
005Fh	INT2 Interrupt Control Register	INT2IC	87
0060h			
0061h			
0062h	CAN0 Message Box 0: Identifier / DLC		
0063h	Of the Message Box of Identifier / BEO		
0064h			
0065h			
0066h			
0067h			
0068h			
0069h	CAN0 Message Box 0: Data Field		
006Ah	C. 1.40 Micoouge Dox o. Data i leiu		
006Bh			
006Ch			
006Dh			
006Eh	CAN0 Message Box 0: Time Stamp		
006Fh	On the stamp		225
0070h			226
0071h			
0072h	CAN0 Message Box 1: Identifier / DLC		
0073h	On the intessage box 1. Identilier / DLC		
0074h			
0075h			
0076h			
0077h			
0078h			
0079h	CANO Massage Parist Data Field		
007Ah	CAN0 Message Box 1: Data Field		
007Bh			
007Ch			
007Dh			
007Eh	041014		
007Fh	CAN0 Message Box 1: Time Stamp		

OBS0h OBS0	Address	Register	Symbol	Page
0081h 0082h 0083h 0084h 0085h 0086h 0087h 0088h 0082h 0082h 0082h 0082h 0082h 0082h 0082h 0082h 0082h 0093h 0093h 0093h 0093h 0093h 0099h 0099h 0099h 0099h 0099h 0099h 0099h 0099h 0090h 00000h 00000h 00000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000h 0000		riogister	Cymbol	1 ago
0082h 0083h 0086h 0085h 0087h 0087h 0088h 0088h 0088h 0088h 0088h 0088h 0088h 0088h 0088h 0086h 0086h 0096h 0097h 0091h 0091h 0093h 0093h 0099h 0099h 0099h 0099h 0099h 0099h 0090h 00000h 00000h 00000h 00000h 000				
OBSAH OBSA				
O084h O085h O087h O088h O086h O086h O086h O080h O080h O080h O080h O080h O080h O080h O080h O090h O091h O090h O091h O099h O090h O000h O000		CAN0 Message Box 2: Identifier / DLC		
0085h 0086h 0087h 0083h 0089h 0080h 008Dh 008Dh 008Ch 008Dh 008Fh 009Fh 009Fh 0099h 0093h 0094h 0095h 0095h 0096h 0097h 0099h 0094h 0091h 0021h 0022h 0032h 0034h 0034h 0034h 0034h 0034h 0034h 0034h 0034h 0034h 0034h 0034h <td></td> <td></td> <td></td> <td></td>				
Oo86h Oo87h Oo89h Oo80h Oo90h Oo91h Oo90h Oo00h Oo00				
O087h O088h O08Ah O08Ch O08Ch O08Ch O08Ch O08Ch O08Ch O09Ch O090h O091h O092h O099h O090h O090				
O088h O089h O080h O080h O080h O080h O080h O080h O080h O080h O090h O091h O092h O093h O094h O090h O099h O099h O099h O099h O099h O099h O099h O090h O090				
O089h O08Ah O08Bh O08Bh O08Bh O08Bh O08Bh O08Bh O08Bh O099h O099	—			
O08Ah O08Bh O08Ch O08Ch O08Ch O08Ch O08Ch O08Ch O09Ch O090h O090h O090h O092h O093h O096h O099h O099h O099h O099h O099h O099h O099h O090h O090				
O08Bh O08Ch O08Ch O08Eh O08Fh O08Fh O09Fh O099h O090h O09Ph O09P		CAN0 Message Box 2: Data Field		
O08Ch O08Eh O08Eh O08Eh O08Eh O08Eh O099h O091h O099h O090h O090				
O08Dh O08Eh O08Fh O090h O090h O090h O092h O093h O094h O095h O096h O099h O099h O099h O099h O099h O099h O090h O000h O0000h O000h O000h O000h O000h O000h O000h O000h O0000h O000h O0				
O08Eh O08Fh O090h O090h O090h O092h O093h O094h O095h O096h O097h O098h O099h O099h O090h O090	—			
O08Fh	—			
Oog		CAN0 Message Box 2: Time Stamp		
O091h O092h O093h O096h O096h O097h O098h O099h O099h O099h O099h O099h O099h O099h O099h O090h O090				
O092h O093h O094h O095h O096h O097h O098h O099h O099h O099h O099h O099h O099h O090h O090	-			
O093h O094h O095h O096h O097h O098h O099h O090h O000h O000				
0094h 0095h 0096h 0097h 0098h 0099h 0090h 0040h 0040	—	CAN0 Message Box 3: Identifier / DLC		
0095h 0096h 0097h 0098h 0099h 0090h 0040h 0040				
O096h O097h O098h O099h O090h O090				
O097h O098h O099h O099h O090h O090	—			
O098h O099h O09Ch O09Dh O0BDh O0BD				
O099h O09Ch O09Ch O09Ph O09Ph O09Ph O09Ph O09Ph O0A0h O0A1h O0A2h O0A3h O0A4h O0A3h O0A4h O0A3h O0A4h O0A3h O0A4h O0A3h O0A4h O0A6h O0A0h O0B0h O0B0				
OO9Ah				
009Bh 009Ch 009Dh 009Eh 009Eh 009Eh 009Fh 00A0h 00A0h 00A1h 00A2h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00A9h 00A9h 00A6h 00ACh 00B0h 00B0h 00B0h 00B3h 00B3		CAN0 Message Box 3: Data Field		
O09Ch O09Dh O09Eh O09Eh O09Fh O09Fh O09Fh O09Fh O0A0h O0A1h O0A2h O0A3h O0A3h O0A6h O0B6h O0B6				
O09Dh O09Eh O09Fh O09Fh O09Fh O09Fh O0A0h O0A0h O0A1h O0A2h O0A3h O0A4h O0A5h O0A6h O0B6h O0B0h O0B0	—			
O09Eh O09Fh O09Fh O0A0h O0A1h O0A2h O0A3h O0A4h O0A5h O0A6h O0A7h O0A8h O0A9h O0A9h O0A0h O0B0h O0B0h O0B0h O0B0h O0B3h O0B6h O0B6h O0B9h O0B0h O0B0				
OO9Fh				
OOAOh	—	CAN0 Message Box 3: Time Stamp		225
00A1h 00A2h 00A3h 00A4h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00AAh 00ACh 00ACh 00ADh 00ACh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B6h 00B7h 00B8h 00B9h 00BAh 00BCh 00BDh 00BCh 00BCh 00BCh 00BEh CANO Message Box 5: Time Stamp				226
00A2h 00A3h 00A4h 00A5h CAN0 Message Box 4: Identifier / DLC 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00ACh 00AFh 00B6h 00B1h 00B2h 00B3h 00B6h 00B7h 00B8h 00B9h 00B8h 00B9h 00B8h 00B8h 00B9h 00BCh 00BCh CAN0 Message Box 4: Time Stamp CAN0 Message Box 5: Identifier / DLC 00B8h 00B9h 00B8h 00BCh 00BCh CAN0 Message Box 5: Data Field				
OOA3h				
00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00ACh 00ACh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B6h 00B7h 00B8h 00B9h 00BAh 00BCh 00BDh 00BEh CANO Message Box 5: Time Stamp		CAN0 Message Box 4: Identifier / DLC		
00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00ACh 00ACh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B6h 00B7h 00B8h 00B9h 00BAh 00BCh 00BDh 00BEh CANO Message Box 5: Time Stamp	-			
00A6h 00A7h 00A8h 00A9h 00AAh 00AAh 00ABh 00ACh 00ADh 00ACh 00ADh 00AEh 00AFh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B8h 00B9h 00BAh 00BCh 00BDh 00BCh 00BCh 00BCh 00BEh CANO Message Box 5: Time Stamp	—			
00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00AFh 00Bh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BBh 00BCh 00BCh 00BCh 00BCh 00BCh 00BCh 00BCh				
OOA9h OOAAh OOABh OOACh OOADh OOAEh OOAFh OOB0h OOB1h OOB2h OOB3h OOB6h OOB6h OOB7h OOB8h OOB9h OOB9h OOB0h	00A7h			
OOA9h OOAAh OOABh OOACh OOADh OOAEh OOAFh OOB0h OOB1h OOB2h OOB3h OOB6h OOB6h OOB7h OOB8h OOB9h OOB9h OOB0h	00A8h			
00AAh 00ABh 00ACh 00ACh 00ADh 00AEh 00AFh 00Bh 00Bh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00B8h 00B9h 00BAh 00BBh 00BCh 00BCh 00BCh		0.110.14		
00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BCh 00BDh 00BEh CAND Message Box 5: Time Stamp	00AAh	CANU Message Box 4: Data Fleid		
00ADh 00AEh CAN0 Message Box 4: Time Stamp 00B0h COB3h 00B3h CAN0 Message Box 5: Identifier / DLC 00B3h CAN0 Message Box 5: Identifier / DLC 00B6h COB3h 00B7h COB3h 00B8h CAN0 Message Box 5: Data Field 00BBh COBDh 00BEh CANO Message Box 5: Time Stamp	00ABh			
00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h CAN0 Message Box 4: Time Stamp 00B3h 00B4h 00B5h CAN0 Message Box 5: Identifier / DLC 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BCh 00BDh CAN0 Message Box 5: Data Field 00BEh 00BEh CAN0 Message Box 5: Time Stamp	00ACh			
00AFh CAN0 Message Box 4: Time Stamp 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BCh 00BDh 00BCh 00BEh CAN0 Message Box 5: Data Field	00ADh			
0080h 0081h 0082h 0082h 0083h 0084h 0085h 0086h 0087h 0088h 0089h 008Ah 008Bh 008Bh 008Ch 008Dh	00AEh	CANO Magazasa Bay 4: Times Otamas		
00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BCh 00BDh 00BBh 00BEh CANO Message Box 5: Data Field		CANU Message Box 4: Time Stamp		
0082h 0083h 0084h 0085h 0086h 0087h 0088h 0089h 008Ah 008Bh 008Bh 00BCh 00BDh	00B0h			
O0B3h O0B4h O0B5h O0B6h O0B7h O0B8h O0B9h O0BAh O0BBh O0BCh O0BDh OOBEh	00B1h			
00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BCh 00BDh	00B2h	CANO Massago Boy 5: Identifier / DLC		
0085h 0086h 0087h 0088h 0089h 008Ah 008Bh 008Ch 008Dh	00B3h	CAINU IVIESSAGE DOX 5: Identifier / DLC		
00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BCh 00BDh	00B4h			
0087h 0088h 0089h 008Ah 008Bh 008Ch 008Dh				
0088h 0089h 008Ah 008Bh 008Ch 008Dh	00B6h			
OOB9h OOBAh OOBBh OOBCh OOBDh	00B7h			
OOBAh OOBBh OOBCh OOBDh OOBEh CANO Message Box 5: Data Field	00B8h			
00BBh 00BCh 00BDh 00BEh	00B9h	CANO Magazago Poy 5: Data Field		
00BCh 00BDh 00BEh	00BAh	CAINU IVIESSAGE DOX 5: DATA FIEID		
00BDh 00BEh	00BBh			
00BEh CANO Massaga Pay 5: Tima Stamp	00BCh			
	00BDh			
00BFh CAINO Message Box 5: Time Stamp		CANO Magaza Bay E. Time Otama		
	00BFh	CAINU IVIESSAGE BOX 5: TIME Stamp		

Address	Register	Symbol	Page
00C0h	Ğ	j	
00C1h			
00C2h	CANO Managara Barra Calabartifa a / DI O		
00C3h	CAN0 Message Box 6: Identifier / DLC		
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh	CAN0 Message Box 6: Data Field		
00CBh			
00CCh			
00CDh			
00CEh			
00CFh	CAN0 Message Box 6: Time Stamp		
00D0h			
00D1h			
00D2h			
00D3h	CAN0 Message Box 7: Identifier / DLC		
00D4h			
00D5h			
00D6h			
00D7h			
00D8h			
00D9h			
00DAh	CAN0 Message Box 7: Data Field		
00DBh			
00DCh			
00DDh			
00DEh			
00DFh	CAN0 Message Box 7: Time Stamp		225
00E0h			226
00E1h			
00E2h			
00E3h	CAN0 Message Box 8: Identifier / DLC		
00E4h			
00E5h			
00E6h			
00E7h			
00E8h			
00E9h			
00EAh	CAN0 Message Box 8: Data Field		
00EBh			
00ECh			
00EDh			
00EEh	041014		
00EFh	CAN0 Message Box 8: Time Stamp		
00F0h			
00F1h			
00F2h	CANIO Massacra Base C. L. 1977 / 151 C.		
00F3h	CAN0 Message Box 9: Identifier / DLC		
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			
00F9h	CANIO Massacra Base C. D. J. El II.		
00FAh	CAN0 Message Box 9: Data Field		
00FBh			
00FCh			
00FDh			
00FEh	CANO Magaza Pari Or Time a Charres		
00FFh	CAN0 Message Box 9: Time Stamp		

Address	Register	Symbol	Page
0100h	riogister	Cyllibol	1 agc
0101h			
0102h	CAN0 Message Box 10: Identifier / DLC		
0103h	CANO Message Box 10. Identifier / BEC		
0104h			
0105h			
0106h			
0107h			
0108h			
0109h 010Ah	CAN0 Message Box 10: Data Field		
010An			
010Ch			
010Dh			
010Eh	CANICAM		
010Fh	CAN0 Message Box 10: Time Stamp		
0110h			
0111h			
0112h	CAN0 Message Box 11: Identifier / DLC		
0113h	67 TVO Micosage Box 11. Identifier / BEG		
0114h			
0115h			
0116h 0117h			
0117fi 0118h			
0119h			
011Ah	CAN0 Message Box 11: Data Field		
011Bh			
011Ch			
011Dh			
011Eh	CAN0 Message Box 11: Time Stamp		
011Fh	CANO Message Box 11. Time Stamp		225
0120h			226
0121h			
0122h 0123h	CAN0 Message Box 12: Identifier / DLC		
0123h	_		
0125h			
0126h			
0127h			
0128h			
0129h	CANO Massago Boy 12: Data Field		
012Ah	CAN0 Message Box 12: Data Field		
012Bh			
012Ch			
012Dh			
012Eh 012Fh	CAN0 Message Box 12: Time Stamp		
0130h			
0130h			
0132h	0.110.1		
0133h	CAN0 Message Box 13: Identifier / DLC		
0134h			
0135h			
0136h			
0137h			
0138h			
0139h	CAN0 Message Box 13: Data Field		
013Ah			
013Bh 013Ch			
013Dh			
013Eh			
013Fh	CAN0 Message Box 13: Time Stamp		

0140h 0141h 0142h 0143h 0144h 0145h 0146h 0147h 0148h 0149h 014Ah CAN0 Message Box 14: Identifier /DLC	Page
0142h 0143h 0144h 0145h 0146h 0147h 0148h 0149h CANO Message Box 14: Identifier /DLC	
0143h 0144h 0145h 0146h 0147h 0148h 0149h	
0143h 0144h 0145h 0146h 0147h 0148h 0149h	
0145h 0146h 0147h 0148h 0149h CANO Massage Boy 14: Data Field	
0146h 0147h 0148h 0149h CANO Massage Boy 14: Data Field	
0146h 0147h 0148h 0149h CANO Massage Boy 14: Data Field	
0147h 0148h 0149h CANO Massage Boy 14: Data Field	
0148h 0149h CANO Massaga Boy 14: Data Field	
0149h CANO Message Box 14: Data Field	
E CANO Massage Boy 14: Data Field	
[UI4An]	
014Bh	
014Ch	
014Dh	
014Eh CAN0 Message Box 14: Time Stamp	
014711	225
0150h	226
0151h	
0152h CAN0 Message Box 15: Identifier /DLC	
0153h CANO Message Box 15. Identilier /DLC	
0154h	
0155h	
0156h	
0157h	
0158h	
0159h	
015Ah CAN0 Message Box 15: Data Field	
015Bh	
015Ch	
015Dh	
015Eh	
015Fh CAN0 Message Box 15: Time Stamp	
0160h	
0161h	
0162h	
O163h CANO Global Mask Register COGMR	227
0164h	
0165h	
0166h	
0167h	
0168h	
L CAND Local Mack A Pogietor I COLMAD	227
01691	
016Ah	
016Bh	
016Ch	
016Dh	
016Eh CAN0 Local Mask B Register COLMBR	227
Ulbrn	
0170h	
0171h	
0172h	
0173h	
0174h	
0175h	
0176h	
0177h	
0178h	
0179h	
017Ah	
017Bh	
017Ch	
017Dh	
017Eh	
017Eh	

Address	Register	Symbol	Page
0180h	- 0	- 7	- 3-
0181h			
0182h			
0183h			
0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah 018Bh			
018Ch			
018Dh			
018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh 01A0h			
01A011			
01A111			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h			
01B4h	Floris Manager Court D. 1	EMD	000
01B5h	Flash Memory Control Register 1	FMR1	266
01B6h	Floor Moment Construct B. 11. C	EMBO	000
01B7h	Flash Memory Control Register 0	FMR0	266
01B8h 01B9h	Address Metab Interviet Basiste C	RMAD2	100
01B9f1	Address Match Interrupt Register 2	HIVIAU2	100
01BBh	Address Match Interrupt Enable Register 2	AIER2	100
01BCh	Address Match Interrupt Enable negister 2	AILNZ	100
01BDh	Address Match Interrupt Register 3	RMAD3	100
01BEh	Addicas materi interrupt negister 3	י וואורט	100
01BEh			
2.21.11			

Address	Register	Symbol	Page
01C0h	Timer B3, B4, B5 Count Start Flag	TBSR	132
01C0h	Timer 63, 64, 65 Count Start Flag	IDON	132
01C1h			
01C3h	Timer A1-1 Register	TA11	143
01C3h	-		
01C4II	Timer A2-1 Register	TA21	143
	<u> </u>		
01C6h 01C7h	Timer A4-1 Register	TA41	143
		INIVOO	1.10
01C8h	Three-Phase PWM Control Register 0	INVC0	140
01C9h	Three-Phase PWM Control Register 1	INVC1	141
01CAh	Three-Phase Output Buffer Register 0	IDB0	142
01CBh	Three-Phase Output Buffer Register 1	IDB1	142
01CCh	Dead Time Timer	DTT	142
01CDh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	144
01CEh			
01CFh	Interrupt Source Select Register 2	IFSR2	97
01D0h	Timer B3 Register	TB3	131
01D1h	Timer be riegister	150	101
01D2h	Timer B4 Register	TB4	131
01D3h	Timer b4 riegister	ן די	5
01D4h	Timer B5 Register	TB5	131
01D5h	Timer bo riegister	מם	5
01D6h	SI/O6 Transmit/Receive Register	S6TRR	197
01D7h			
01D8h	SI/O6 Control Register	S6C	197
01D9h	SI/O6 Bit Rate Register	S6BRG	197
01DAh	SI/O3, 4, 5, 6 Transmit/Receive Register	S3456TRR	198
01DBh	Timer B3 Mode Register	TB3MR	131
01DCh	Timer B4 Mode Register	TB4MR	133
01DDh	Timer B5 Mode Register	TB5MR	135 136
01DEh	Interrupt Source Select Register 0	IFSR0	95
01DFh	Interrupt Source Select Register 1	IFSR1	96
01E0h	SI/O3 Transmit/Receive Register	S3TRR	197
01E1h	On CO Transmit Legelve Hegister	0011111	107
01E2h	SI/O3 Control Register	S3C	197
01E3h	SI/O3 Bit Rate Register	S3BRG	197
01E4h	SI/O4 Transmit/Receive Register	S4TRR	197
01E5h	3//04 Halisilli/Heceive Register	341NN	197
01E6h	SI/O4 Control Register	S4C	197
01E7h		S4BRG	197
01E7II	SI/O4 Bit Rate Register	0 :=::0:	
01E9h	SI/O5 Transmit/Receive Register	S5TRR	197
	OUOF Occided Decision	S5C	407
01EAh	SI/O5 Control Register	Shu	
01EBh			197
	SI/O5 Bit Rate Register	S5BRG	197
01ECh	SI/O5 Bit Rate Register UART0 Special Mode Register 4	S5BRG U0SMR4	197 158
01ECh 01EDh	SI/O5 Bit Rate Register UART0 Special Mode Register 4 UART0 Special Mode Register 3	S5BRG U0SMR4 U0SMR3	197 158 157
01ECh 01EDh 01EEh	SI/O5 Bit Rate Register UART0 Special Mode Register 4 UART0 Special Mode Register 3 UART0 Special Mode Register 2	S5BRG U0SMR4 U0SMR3 U0SMR2	197 158 157 157
01ECh 01EDh 01EEh 01EFh	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR	197 158 157 157 156
01ECh 01EDh 01EEh 01EFh 01F0h	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register UARTO Special Mode Register UARTO Special Mode Register	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4	197 158 157 157
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3	197 158 157 157 156
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2	197 158 157 157 156 158
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3	197 158 157 157 156 158 157
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2	197 158 157 157 156 158 157 157
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2 UART2 Special Mode Register 4 UART2 Special Mode Register 4 UART2 Special Mode Register 3	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR2	197 158 157 157 156 158 157 157 156
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2 UART1 Special Mode Register 4 UART2 Special Mode Register 4	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR2 U1SMR	197 158 157 157 156 158 157 157 156 158
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2 UART2 Special Mode Register 4 UART2 Special Mode Register 4 UART2 Special Mode Register 3	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U1SMR U1SMR4 U2SMR4 U2SMR4	197 158 157 157 156 158 157 157 156 158 157
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register 4 UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2 UART1 Special Mode Register 4 UART2 Special Mode Register 4 UART2 Special Mode Register 3 UART2 Special Mode Register 2	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR2 U1SMR U1SMR4 U2SMR4 U2SMR4 U2SMR3	197 158 157 157 156 158 157 156 158 157 157
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2 UART1 Special Mode Register 4 UART2 Special Mode Register 4 UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Special Mode Register 1 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Transmit/Receive Mode Register	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U1SMR U2SMR4 U2SMR4 U2SMR3 U2SMR2 U2SMR	197 158 157 157 156 158 157 156 158 157 157 157 156
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2 UART1 Special Mode Register 4 UART2 Special Mode Register 4 UART2 Special Mode Register 3 UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Special Mode Register UART2 Transmit/Receive Mode Register UART2 Bit Rate Register	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U1SMR4 U2SMR4 U2SMR4 U2SMR3 U2SMR2 U2SMR U2BRG	197 158 157 157 156 158 157 157 156 158 157 157 156 157 156 154
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h 01F8h 01F9h	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2 UART1 Special Mode Register 4 UART2 Special Mode Register 4 UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Special Mode Register 1 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Transmit/Receive Mode Register	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U1SMR U2SMR4 U2SMR4 U2SMR3 U2SMR2 U2SMR	197 158 157 157 156 158 157 157 156 158 157 157 156 158
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h 01F8h 01F9h 01FAh	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2 UART1 Special Mode Register 4 UART2 Special Mode Register 4 UART2 Special Mode Register 3 UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Special Mode Register 1 UART2 Transmit/Receive Mode Register UART2 Bit Rate Register	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U2SMR4 U2SMR3 U2SMR2 U2SMR U2SMR U2MR U2MR	197 158 157 157 156 158 157 156 158 157 156 158 157 157 156 154 153
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2 UART1 Special Mode Register 4 UART2 Special Mode Register 4 UART2 Special Mode Register 3 UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Special Mode Register 1 UART2 Transmit/Receive Mode Register 1 UART2 Transmit/Receive Mode Register 1 UART2 Transmit Buffer Register 1 UART2 Transmit/Receive Control Register 0	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U2SMR4 U2SMR3 U2SMR2 U2SMR U2MR U2MR U2MR U2MR U2MR	197 158 157 157 156 158 157 157 156 158 157 157 156 154 153 153
01ECh 01EDh 01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2 UART2 Special Mode Register 4 UART2 Special Mode Register 3 UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Special Mode Register 1 UART2 Transmit/Receive Mode Register UART2 Transmit/Receive Mode Register UART2 Transmit Buffer Register 1 UART2 Transmit/Receive Control Register 0 UART2 Transmit/Receive Control Register 1	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR4 U2SMR4 U2SMR3 U2SMR2 U2SMR U2SMR U2BRG U2TB U2C0 U2C1	197 158 157 157 156 158 157 157 156 158 157 157 156 154 153 153
01ECh 01EDh 01EEh 01FFh 01FOh 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh	SI/O5 Bit Rate Register UARTO Special Mode Register 4 UARTO Special Mode Register 3 UARTO Special Mode Register 2 UARTO Special Mode Register 2 UARTO Special Mode Register UART1 Special Mode Register 4 UART1 Special Mode Register 3 UART1 Special Mode Register 2 UART1 Special Mode Register 2 UART1 Special Mode Register 4 UART2 Special Mode Register 4 UART2 Special Mode Register 3 UART2 Special Mode Register 3 UART2 Special Mode Register 2 UART2 Special Mode Register 2 UART2 Special Mode Register 1 UART2 Transmit/Receive Mode Register 1 UART2 Transmit/Receive Mode Register 1 UART2 Transmit Buffer Register 1 UART2 Transmit/Receive Control Register 0	S5BRG U0SMR4 U0SMR3 U0SMR2 U0SMR U1SMR4 U1SMR3 U1SMR2 U1SMR U2SMR4 U2SMR3 U2SMR2 U2SMR U2MR U2MR U2MR U2MR U2MR	197 158 157 157 156 158 157 157 156 158 157 157 156 154 153 153

Address	Register	Symbol	Page
0200h	CAN0 Message Control Register 0	COMCTLO	
0201h	CANO Message Control Register 1	C0MCTL1	
0202h	CAN0 Message Control Register 2	C0MCTL2	
0203h	CAN0 Message Control Register 3	C0MCTL3	
0204h	CAN0 Message Control Register 4	C0MCTL4	
0205h	CANO Message Control Register 5	C0MCTL5	
0206h	CANO Message Control Register 6	C0MCTL6	
0207h	CANO Message Control Register 7	C0MCTL7	
0208h	CANO Message Control Register 8	C0MCTL8	228
0209h	CANO Message Control Register 9	COMCTL9	
020Ah	CANO Message Control Register 10	COMCTL10	
020Bh	CANO Message Control Register 11	COMCTL11	
020Ch	CANO Message Control Register 12	C0MCTL12	
020Dh	CANO Message Control Register 13	COMCTL13	
020Eh	CANO Message Control Register 14	COMCTL14	
020Fh	CANO Message Control Register 15	COMCTL15	
0210h	CAINO Message Control Register 13	CONCILIS	
0211h	CAN0 Control Register	C0CTLR	229
021111 0212h			
0212h	CAN0 Status Register	C0STR	230
0213h			
0214II 0215h	CAN0 Slot Status Register	C0SSTR	231
0216h	CAN0 Interrupt Control Register	COICR	231
0217h	1 3		
0218h	CAN0 Extended ID Register	COIDR	231
0219h			
021Ah	CAN0 Configuration Register	COCONR	232
021Bh			
021Ch	CAN0 Receive Error Count Register	C0RECR	233
021Dh	CAN0 Transmit Error Count Register	C0TECR	233
021Eh	CAN0 Time Stamp Register	C0TSR	233
021Fh			
0220h	CAN1 Message Control Register 0	C1MCTL0	
0221h	CAN1 Message Control Register 1	C1MCTL1	
0222h	CAN1 Message Control Register 2	C1MCTL2	
0223h	CAN1 Message Control Register 3	C1MCTL3	
0224h	CAN1 Message Control Register 4	C1MCTL4	
0225h	CAN1 Message Control Register 5	C1MCTL5	
0226h	CAN1 Message Control Register 6	C1MCTL6	
0227h	CAN1 Message Control Register 7	C1MCTL7	228
0228h	CAN1 Message Control Register 8	C1MCTL8	220
0229h	CAN1 Message Control Register 9	C1MCTL9	
022Ah	CAN1 Message Control Register 10	C1MCTL10	
022Bh	CAN1 Message Control Register 11	C1MCTL11	
022Ch	CAN1 Message Control Register 12	C1MCTL12	
022Dh	CAN1 Message Control Register 13	C1MCTL13	
022Eh	CAN1 Message Control Register 14	C1MCTL14	
022Fh	CAN1 Message Control Register 15	C1MCTL15	
0230h		O4 OTL D	000
0231h	CAN1 Control Register	C1CTLR	229
0232h	0.111.01.1.0		
0233h	CAN1 Status Register	C1STR	230
0234h			
0235h	CAN1 Slot Status Register	C1SSTR	231
0236h			
0237h	CAN1 Interrupt Control Register	C1ICR	231
0238h			
0239h	CAN1 Extended ID Register	C1IDR	231
023Ah		 	
023An	CAN1 Configuration Register	C1CONR	232
023Ch	CAN1 Receive Error Count Register	C1RECR	233
023Dh	CAN1 Receive Error Count Register CAN1 Transmit Error Count Register		233
023Eh	CANT Hansinii Enoi Count negister	C1TECR	200
	CAN1 Time Stamp Register	C1TSR	233
023Fh			

Address	Register	Symbol	Page
0240h	-		
0241h			
0242h			
0243h	CAN0 Acceptance Filter Support Register	C0AFS	233
0243H			
	CAN1 Acceptance Filter Support Register	C1AFS	233
0245h	3		
0246h			
0247h			
0248h			
0249h			
024Ah			
024Bh			
024Ch			
024Dh			
024Eh			
_			
024Fh			
0250h			
0251h			
0252h			
0253h			
0254h			
0255h			
0256h			
0257h			
025711 0258h			
0259h			
025Ah			
025Bh			
025Ch			
025Dh			
025Eh	Peripheral Clock Select Register	PCLKR	61
025Fh	CAN0/1 Clock Select Register	CCLKR	62
0260h	g.c.c.		
0261h			
0262h	CAN1 Message Box 0: Identifier / DLC		
0263h	_		
0264h			
0265h			
0266h			
0267h			
0268h			
0269h			
026Ah	CAN1 Message Box 0: Data Field		
026Bh			
026Ch			
026Dh			
026Eh	CAN1 Message Box 0:Time Stamp		
026Fh	S. I. I. Moodage Box 6. I into Gramp		225
0270h			226
0271h			
0272h	CANII Massacra Devid Identifica (DLO		
0273h	CAN1 Message Box 1: Identifier / DLC		
0274h			
0274h			
0276h			
0277h			
0278h			
0279h	CAN1 Message Boy 1: Data Field		
027Ah	CAN1 Message Box 1: Data Field		
027Bh			
027Ch			
027Dh			
027Eh	CAN1 Message Box 1:Time Stamp		
027Fh	J	I	

O280h O281h O282h O283h O284h O285h O286h O280h O280h O290h O292h O299h O290h O299h O299h O299h O299h O299h O299h O299h O290h O299h O290h O290	Address	Register	Symbol	Page
0281h 0283h 0283h 0284h 0285h 0286h 0287h 0288h 0288h 0288h 0288h 0288h 0288h 0282h 0282h 0282h 0282h 0298h 0298h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 029h 02	-	riogistor	Cyrribor	1 agc
0282h 0283h 0284h 0285h 0286h 0288h 0288h 0288h 0288h 0288h 0288h 0288h 0288h 0288h 0286h 0286h 0286h 0298h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0290h 0200h 0				
O283h O284h O285h O286h O287h O288h O289h O289h O280h O280h O280h O280h O280h O280h O280h O280h O280h O292h O292h O292h O292h O293h O294h O292h O293h O294h O295h O299h O290h O200h O200				
0284h 0285h 0287h 0288h 0287h 0288h 028Ah 028Ah 028Ah 028Ah 028Ch 028Ch 028Ch 028Ch 028Ch 028Ch 028Ph 0290h 0291h 0290h 0292h 0293h 0294h 0293h 0297h 0298h 0297h 0299h 0297h 0290h 0287h <td></td> <td>CAN1 Message Box 2: Identifier / DLC</td> <td></td> <td></td>		CAN1 Message Box 2: Identifier / DLC		
0285h 0286h 0287h 0288h 0288h 0289h 028Bh 028Bh 028Ch 028Ch 028Eh 028Eh 029Fh 029Dh 0293h 0294h 0293h 0294h 0295h 0296h 0297h 0298h 0299h 0297h 0299h 0297h 0299h 0290h 029Fh 029Ch 029Fh 029Fh 0240h 024h 024h 024h 025h 028h 028h 028h 028h 028h <				
O286h O287h O288h O289h O280h O280h O280h O280h O280h O280h O280h O280h O280h O290h O291h O292h O293h O299h O290h O200h O200h O2A0h O2B0h O2B0				
O287h O288h O28Ah O28Ch O29Ch O29Dh O291h O292h O299h O290h O290h O29Ch O29Dh O29Ch O20Ch O20C				ł
0288h 0289h 028Ah 028Ah 028Bh 028Ch 028Ch 028Ch 028Fh 028Fh 029Fh 029Ah 0293h 029Ah 0293h 029Ah 0293h 029Ah 0293h 029Ah 029Ah 02Ah 02Ah 02Ah 02Ah 02Ah 02Ah 02Ah 02Ah 02Ah 02Ah 02Ah 02Ah <				
O289h O28Ah O28Bh O28Ch O28Ch O28Ch O28Ch O28Ch O28Ch O28Ch O28Ch O28Fh O29Fh O299h O290h O200h O200				
028Ah 028Bh 028Ch 028Ch 028Ch 028Ch 028Ph 0299h 0290h 0291h 0292h 0293h 0293h 0299h 0299h 0299h 0299h 0299h 0290h 0200h 0				
028Bh 028Ch 028Eh 028Eh 029Sh 029Sh 0299h 0293h 0293h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0299h 0290h 0290h 0290h 0290h 0290h 0290h 0290h 0290h 0290h 0290h 0290h 020h 02		CAN1 Message Box 2: Data Field		
O28Ch O28Ch O28Eh O28Fh O29Ph O299h O29Ph O29Ph O29Ph O29Ph O29Ph O29Ph O29Ph O24Ph O24Ph O24Ph O2A2h O2A2		Ü		
028Dh 028Eh 028Fh 028Fh 028Fh 028Fh 028Fh 028Fh 0299h 0299h 0299h 0299h 0293h 0294h 0295h 0298h 0299h 0298h 0299h 0298h 0299h 0298h 0299h 0299h 0290h 020h				
028Eh 028Fh 0290h 0290h 0292h 0293h 0294h 0294h 0295h 0296h 0297h 0298h 0299h 0290h 0292h 0292h 0299h 0292h 0292h 0292h 0292h 0292h 0292h 0292h 0292h 0292h 0229h 0229h 0229h 0229h 0229h 0229h 0224h 0226h 0				
028Fh CAN1 Message Box 2: Time Stamp 0290h C291h 0293h C294h 0295h C296h 0297h C298h 0299h CAN1 Message Box 3: Data Field 0292h C292h 029Dh CAN1 Message Box 3: Time Stamp 029Fh C29Fh 029Ch C29Fh 029Fh CAN1 Message Box 3: Time Stamp 024h C224h 02A1h CAN1 Message Box 4: Identifier / DLC 02A2h C2A1h 02A3h C2A6h 02A6h C2A7h 02A8h C2AN1 Message Box 4: Data Field 02ABh C2ACh 02ABh CAN1 Message Box 5: Identifier / DLC 02B0h C2B1h 02B3h C2B2h 02B6h C2B9h 02B6h C2B9h 02B6h C2B9h 02B0h C2B0h 02B0h C2B0h 02B0h C2B0h 02B0h C2B0h 02B0h				
O290H O291h O292h O293h O294h O294h O295h O299h O296h O297h O298h O299h O299h O299h O299h O299h O290h O200h O200		CAN1 Message Box 2: Time Stamp		
O291h		μ		1
O292h O293h O294h O295h O296h O297h O298h O299h O299h O299h O299h O292h O292				
CAN1 Message Box 3: Identifier / DLC				
O293h O295h O296h O297h O298h O299h O299h O290h O240h O2A1h O2A2h O2A3h O2A3h O2A3h O2A3h O2A3h O2A6h O2A6h O2A7h O2A8h O2A6h O2A7h O2A8h O2A6h O2A7h O2B6h O2B7h O2B8h O2B9h O2B7h O2B8h O2B9h O2B7h O2B8h O2B6h O2B7h O2B8h O2B6h O2B7h O2B6h O2B7h O2B6h O2B7h O2B6h O2B7h O2B8h O2B7h O2B8h O2B7h O2B8h O2B7h O2B8h O2B7h O2B8h O2B8h O2B7h O2B7h O2B8h O2B7h O2B7h O2B7h O2B7h O2B8h O2B7h O2B7		CAN1 Message Box 3: Identifier / DLC		
O295h O296h O297h O298h O299h O299h O290h O29Dh O29Ch O29Dh O29Ch O29Dh O29Fh O29Fh O29Fh O29Fh O29Fh O29Fh O240h O240h O2A2h O2A3h O2A3h O2A3h O2A3h O2A5h O2A6h O2A6h O2A7h O2A6h O2A6h O2A6h O2A7h O2A8h O2A9h O2A6h O2A6h O2A6h O2A6h O2A7h O2A6h O2B6h O2B6		or art moodage Box of Identifier / Blo		
O296h O297h O298h O299h O29Ah O29Bh O29Dh O29Eh O2A0h O2A1h O2A2h O2A3h O2A3h O2A5h O2A5h O2A6h O2B6h O2B6	0294h			
O297h O298h O299h O29Ah O29Bh O29Ch O29Dh O29Ch O29Dh O29Eh O29Ch O29Dh O29Eh O29Fh O2A0h O2A1h O2A2h O2A3h O2A4h O2A5h O2A6h O2B6h O2B6	0295h]
0298h 0299h 029Ah CAN1 Message Box 3: Data Field 029Dh 029Dh 029Dh 029Eh 029Fh CAN1 Message Box 3: Time Stamp 02A0h 02A1h 02A2h 02A3h 02A3h 02A4h 02A5h 02A6h 02A7h 02A8h 02AAh 02AAh 02ACh 02ACh 02ACh 02ACh 02ABh 02ACh 02Bh 02Bh	0296h			
0299h 029Ah 029Bh 029Ch 029Dh 029Eh 029Eh CAN1 Message Box 3: Time Stamp 029Fh 02A0h 02A0h 02A1h 02A2h 02A3h 02A3h 02A4h 02A6h 02A7h 02A8h 02A9h 02AAh 02A0h 02AAh 02A0h 02ABh 02ADh 02ABh 02ACh 02Bh 02Bh	0297h			
029Ah CAN1 Message Box 3: Data Field 029Bh 029Ch 029Dh CAN1 Message Box 3: Time Stamp 029Fh 029Fh 02A0h 02A1h 02A1h 02A2h 02A3h 02A4h 02A5h 02A6h 02A7h 02A8h 02A8h 02A9h 02AAh 02ACh 02ADh 02ACh 02ADh 02ACh 02Bh 02Bh	0298h			
029Ah 029Bh 029Ch 029Dh 029Eh 029Fh 02A0h 02A1h 02A2h 02A3h 02A3h 02A5h 02A5h 02A6h 02A7h 02A8h 02A9h 02AAh 02AAh 02ACh 02ADh 02ACh 02ACh 02ACh 02Bh 02Bh 02Bh 02Bh 02Bh 02Bh 02Bh 02Bh 02BCh 02BCh 02BCh 02BCh 02BCh 02BCh 02BCh 02BCh	0299h	CANIA Massacra Bay & Data Field		
029Ch 029Dh 029Eh 029Fh 029Fh 029Fh 0240h 02Ath 02Ath 02A2h 02A3h 02A3h 02A6h 02A6h 02A7h 02A8h 02A8h 02A9h 02A8h 02A9h 02ACh 02ACh 02ACh 02ACh 02ACh 02ACh 02ABh 02ACh 02ABh 02ACh 02Bh	029Ah	CAN I Message Box 3: Data Field		
029Dh 029Eh 029Fh 029Fh 029Fh 0240h 0241h 0241h <td< td=""><td>029Bh</td><td></td><td></td><td></td></td<>	029Bh			
029Eh CAN1 Message Box 3: Time Stamp 225 02A0h 02A1h 226 02A2h CAN1 Message Box 4: Identifier / DLC 02A3h CAN1 Message Box 4: Identifier / DLC 02A4h 02A5h 02A6h 02A7h 02A8h 02A9h 02ABh 02ACh 02ACh 02ADh 02AEh CAN1 Message Box 4: Time Stamp 02B0h 02B1h 02B2h CAN1 Message Box 5: Identifier / DLC 02B3h 02B4h 02B6h 02B7h 02B8h 02B9h 02B0h 02B0h 02BCh 02B0h 02BCh 02BCh 02BCh 02BCh 02BEh CAN1 Message Box 5: Time Stamp	029Ch			
029Fh CAN1 Message Box 3: Time Stamp 225 02A0h 02A1h 02A2h 02A3h CAN1 Message Box 4: Identifier / DLC 02A3h 02A4h 02A5h 02A6h 02A9h 02A9h 02A9h 02A9h 02A9h 02A0h 02A0h 02A0h 02A6h 02A0h 02A0h 02A6h 02A0h 02A0h 02A6h 02A0h 02B0h 02B0h 02B1h 02B0h 02B1h 02B2h 02B3h 02B4h 02B3h 02B6h 02B9h 02B9h 02B9h 02BBh 02BCh 02BCh 02BDh 02BBh 02BCh 02BBh 02BCh 02BCh 02BBh 02BCh 02BCh	029Dh			
0289Fh 225 02A0h 02A1h 02A2h 02A3h 02A3h 02A4h 02A5h 02A6h 02A7h 02A6h 02A9h 02AAh 02A9h 02AAh 02ABh 02ACh 02ACh 02ADh 02AFh 02AFh 02B0h 02B1h 02B2h 02B3h 02B4h 02B5h 02B8h 02B9h 02BAh 02BBh 02BCh 02BCh 02BCh 02BCh 02BCh 02BCh 02BBh 02BCh 02BBh 02BCh	029Eh	CANIA Managara Bana G. Tima Glama		1
02A1h 02A2h 02A3h 02A4h 02A4h 02A5h 02A6h 02A7h 02A8h 02A9h 02A9h 02A9h 02ABh 02A9h 02ADh 02ADh 02AEh 02AFh 02B0h 02B1h 02B3h 02B3h 02B6h 02B7h 02B8h 02B9h 02BCh 02BCh 02BCh 02BCh 02BCh 02BCh 02BCh 02BCh 02BCh 02BCh 02BEh 02BCh 02BEh 02BCh	029Fh	CAN1 Message Box 3: Time Stamp		225
02A2h CAN1 Message Box 4: Identifier / DLC 02A3h 02A4h 02A5h 02A6h 02A7h 02A8h 02A9h 02A9h 02ABh 02A9h 02ADh 02ADh 02AEh 02AFh 02B0h 02B1h 02B3h 02B3h 02B5h 02B6h 02B7h 02B8h 02B9h 02B9h 02BCh 02BDh 02BCh 02BCh 02BCh 02BCh 02BEh CAN1 Message Box 5: Time Stamp	02A0h			226
02A3h CAN1 Message Box 4: Identifier / DLC 02A4h 02A5h 02A6h 02A7h 02A8h 02A9h 02A9h 02AAh 02ABh 02ACh 02ADh 02AEh 02B0h 02B1h 02B3h 02B3h 02B4h 02B5h 02B6h 02B7h 02B8h 02B9h 02BCh 02BCh 02BCh 02BCh 02BCh 02BCh 02BCh 02BCh 02BEh CAN1 Message Box 5: Time Stamp	02A1h			
02A4h 02A5h 02A6h 02A7h 02A8h 02A9h 02AAh 02ABh 02ACh 02ADh 02ACh 02ACh 02AFh 02AFh 02BOh 02B1h 02B3h 02B3h 02B3h 02B8h 02B9h 02BBh 02BCh 02BDh 02BCh 02CAN1 Message Box 5: Time Stamp	02A2h	0.4.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.		
02A5h 02A6h 02A7h 02A8h 02A9h 02AAh 02ABh 02ACh 02ADh 02AEh 02AFh 02B0h 02B1h 02B2h 02B3h 02B4h 02B6h 02B7h 02B8h 02B9h 02Bh 02BCh 02BCh 02BCh 02BEh CAN1 Message Box 5: Time Stamp	02A3h	CAN1 Message Box 4: Identifier / DLC		
02A6h 02A7h 02A8h 02A9h 02AAh 02AAh 02ABh 02ACh 02ADh 02ACh 02AEh 02AFh 02B0h 02B1h 02B1h 02B2h 02B3h 02B4h 02B6h 02B7h 02B8h 02B9h 02B9h 02BCh 02BDh 02BCh 02BCh 02BCh 02BEh 02BCh 02BEh 02BCh	02A4h			
02A6h 02A7h 02A8h 02A9h 02AAh 02AAh 02ABh 02ACh 02ADh 02ACh 02AEh 02AFh 02B0h 02B1h 02B1h 02B2h 02B3h 02B4h 02B6h 02B7h 02B8h 02B9h 02B9h 02BCh 02BDh 02BCh 02BCh 02BCh 02BEh 02BCh 02BEh 02BCh	02A5h			
02A7h 02A8h 02A9h 02AAh 02ABh 02ABh 02ACh 02ADh 02AEh 02AFh 02B0h 02B1h 02B2h 02B3h 02B4h 02B6h 02B7h 02B8h 02B9h 02BCh				1
02A8h 02A9h 02AAh 02AAh 02ABh 02ACh 02ADh 02ACh 02AEh 02AFh 02B0h 02B1h 02B1h 02B2h 02B3h 02B4h 02B6h 02B7h 02B8h 02B9h 02B9h 02B0h 02B0h 02B0h 02B0h 02B0h 02B0h 02B0h	02A7h			
02A9h CAN1 Message Box 4: Data Field 02ABh CAN1 Message Box 4: Data Field 02ACh CAN1 Message Box 4: Time Stamp 02AEh CAN1 Message Box 4: Time Stamp 02B0h CBSh 02B3h CAN1 Message Box 5: Identifier / DLC 02B4h CBSh 02B6h CBSh 02B8h CAN1 Message Box 5: Data Field 02B9h CBCh 02BCh CBDh 02BEh CAN1 Message Box 5: Time Stamp				
02AAh CAN1 Message Box 4: Data Field 02ABh 02ACh 02ADh 02AEh 02AFh CAN1 Message Box 4: Time Stamp 02B0h 02B1h 02B2h CAN1 Message Box 5: Identifier / DLC 02B3h 02B4h 02B6h 02B7h 02B8h 02B9h 02B6h 02BCh 02BCh 02BCh 02BCh 02BCh 02BEh CAN1 Message Box 5: Time Stamp				
02ABh 02ACh 02ADh 02AEh 02AFh 02B0h 02B1h 02B2h 02B3h 02B4h 02B5h 02B6h 02B7h 02B8h 02B9h 02B6h 02B6h </td <td>-</td> <td>CAN1 Message Box 4: Data Field</td> <td></td> <td></td>	-	CAN1 Message Box 4: Data Field		
02ACh 02ADh 02AEh 02AFh 02B0h 02B1h 02B2h 02B3h 02B4h 02B5h 02B6h 02B7h 02B8h 02B9h 02BAh 02BCh 02BCh </td <td></td> <td></td> <td></td> <td></td>				
02ADh 02AEh CAN1 Message Box 4: Time Stamp 02B0h 02B1h 02B2h CAN1 Message Box 5: Identifier / DLC 02B3h 02B4h 02B5h 02B6h 02B7h 02B8h 02B9h 02BAh 02BBh 02BCh 02BCh 02BCh 02BEh CAN1 Message Box 5: Time Stamp				
02AEh CAN1 Message Box 4: Time Stamp 02B0h CB0h 02B1h CB0h 02B2h CAN1 Message Box 5: Identifier / DLC 02B3h CAN1 Message Box 5: Identifier / DLC 02B6h CB0h 02B7h CB0h 02B8h CAN1 Message Box 5: Data Field 02B6h CBDh 02B6h CAN1 Message Box 5: Time Stamp				
02AFh CAN1 Message Box 4: Time Stamp 02B0h 02B1h 02B2h 02B3h 02B4h 02B4h 02B5h 02B6h 02B7h 02B8h 02B9h 02BAh 02BBh 02BCh 02BCh 02BCh 02BEh CAN1 Message Box 5: Time Stamp				
0280h 0281h 0282h 0283h 0284h 0285h 0286h 0287h 0288h 0289h 0289h 028Bh 02BCh 02BDh		CAN1 Message Box 4: Time Stamp		
02B1h 02B2h 02B3h 02B4h 02B5h 02B6h 02B6h 02B7h 02B8h 02B9h 02BAh 02BAh 02BBh 02BCh 02BDh 02BCh 02BEh 02BCh	—			1
02B2h CAN1 Message Box 5: Identifier / DLC 02B4h 02B4h 02B5h 02B6h 02B7h 02B8h 02B9h 02BAh 02B9h 02BAh 02BBh 02BCh 02BDh 02BEh				
02B3h CAN1 Message Box 5: Identifier / DLC 02B4h 02B5h 02B6h 02B7h 02B8h 02B9h 02BAh 02BAh 02BBh 02BCh 02BCh 02BCh 02BEh CAN1 Message Box 5: Time Stamp				
02B4h 02B5h 02B6h 02B7h 02B8h 02B9h 02BAh 02BBh 02BBh 02BCh 02BDh		CAN1 Message Box 5: Identifier / DLC		
02B5h 02B6h 02B7h 02B8h 02B9h 02BAh 02BBh 02BBh 02BCh 02BDh				
02B6h 02B7h 02B8h 02B9h 02BAh 02BBh 02BCh 02BDh				
02B7h 02B8h 02B9h 02BAh 02BBh 02BCh 02BDh				1
02B8h 02B9h 02BAh 02BBh 02BCh 02BDh				
02B9h 02BAh 02BBh 02BCh 02BDh				
02BAh 02BBh 02BCh 02BDh 02BEh				
02BBh 02BCh 02BDh 02BEh		CAN1 Message Box 5: Data Field		
02BCh 02BDh 02BEh				
02BDh 02BEh CAN1 Massaga Box 5: Tima Stamp				
02BEh CANII Massaga Boy 5: Timo Stamp				
- CANI Maccado Boy 5: Lima Stamp				
02BFh OART Wessage Box 5. Time Stamp		CAN1 Message Boy 5: Time Stamp		
	02BFh	O. T. T. Micosage Dox O. Time Grainp		

Address	Register	Symbol	Page
02C0h			
02C1h			
02C2h	CAN1 Message Box 6: Identifier / DLC		
02C3h	CANT Message Box 6. Identilier / DEC		
02C4h			
02C5h			
02C6h			
02C7h			
02C8h			
02C9h	CAN1 Message Box 6: Data Field		
02CAh	CANT Message Box 6. Data Fleid		
02CBh			
02CCh			
02CDh			
02CEh	CAN1 Message Box 6: Time Stamp		
02CFh	CANT Message Box 6. Time Stamp		
02D0h			
02D1h			
02D2h	CAN1 Message Box 7: Identifier / DLC		
02D3h	S Mossago Box 7. Identifier / BEO		
02D4h			
02D5h			
02D6h			
02D7h			
02D8h			
02D9h	CAN1 Message Box 7: Data Field		
02DAh	Orari Moscago Box 7. Baia 1 iola		
02DBh			
02DCh			
02DDh			
02DEh	CAN1 Message Box 7: Time Stamp		005
02DFh	5		225
02E0h			226
02E1h			
02E2h 02E3h	CAN1 Message Box 8: Identifier / DLC		
-	_		
02E4h			
02E5h 02E6h			
02E7h 02E8h			
02E9h			
02E9H	CAN1 Message Box 8: Data Field		
02EBh			
02ECh			
02EDh			
02EEh			
02EFh	CAN1 Message Box 8: Time Stamp		
02F0h			
02F1h			
02F2h	CANIA Massacra De Colle VIII (DIC		
02F3h	CAN1 Message Box 9: Identifier / DLC		
02F4h			
02F5h			
02F6h			
02F7h			
02F8h			
02F9h	CANII Magagas Bay 0: Data Field		
02FAh	CAN1 Message Box 9: Data Field		
02FBh			
02FCh			
02FDh			
02FEh	CANII Massaga Boy 0: Tima Stama		
02FFh	CAN1 Message Box 9: Time Stamp		

Address	Register	Symbol	Page
0300h			
0301h			
0302h	CAN1 Message Box 10: Identifier / DLC		
0303h 0304h	, and the second		
0304H			
0306h			
0307h			
0308h			
0309h	CAN1 Message Box 10: Data Field		
030Ah	67 TVT Mossage Box 10. Bata 1 loid		
030Bh			
030Ch 030Dh			
030Eh			
030Fh	CAN1 Message Box 10: Time Stamp		
0310h			
0311h			
0312h	CAN1 Message Box 11: Identifier / DLC		
0313h	or a crimosouge Don con account of 220		
0314h 0315h			
0315h			
0317h			
0318h			
0319h	CANII Magaga Boy 11: Data Field		
031Ah	CAN1 Message Box 11: Data Field		
031Bh			
031Ch			
031Dh 031Eh			
031En	CAN1 Message Box 11: Time Stamp		225
0320h			226
0321h			
0322h	CAN1 Message Box 12: Identifier / DLC		
0323h	CAN I Message Box 12. Identiller / DLC		
0324h			
0325h			
0326h 0327h			
0328h			
0329h	040444		
032Ah	CAN1 Message Box 12: Data Field		
032Bh			
032Ch			
032Dh 032Eh			
032En	CAN1 Message Box 12: Time Stamp		
0330h			
0331h			
0332h	CAN1 Message Box 13: Identifier / DLC		
0333h	CAN I Message Dox 13: Identilier / DLC		
0334h			
0335h			
0336h 0337h			
0338h			
0339h			
033Ah	CAN1 Message Box 13: Data Field		
033Bh			
033Ch			
033Dh			
033Eh	CAN1 Message Box 13: Time Stamp		
033Fh			

Address	Register	Symbol	Page
0340h	-	_	
0341h			
0342h	CANII Magaza Pay 14: Identifier / DLC		
0343h	CAN1 Message Box 14: Identifier / DLC		
0344h			
0345h			
0346h			
0347h			
0348h			
0349h			
034Ah	CAN1 Message Box 14: Data Field		
034Bh			
034Ch			
034Dh			
034Eh			
034Fh	CAN1 Message Box 14: Time Stamp		225
0350h			226
0351h			
0352h			
0353h	CAN1 Message Box 15: Identifier / DLC		
0354h			
0355h			
0356h			
0357h			
0357fi			
0359h 035Ah	CAN1 Message Box 15: Data Field		
	_		
035Bh			
035Ch			
035Dh			
035Eh	CAN1 Message Box 15: Time Stamp		
035Fh			
0360h			
0361h			
0362h	CAN1 Global Mask Register	C1GMR	227
0363h	3		
0364h			
0365h			
0366h			
0367h			
0368h	CAN1 Local Mask A Register	C1LMAR	227
0369h	CAN'T Local Mask A Flogister	OTEMATI	221
036Ah			
036Bh			
036Ch			
036Dh			
036Eh	CAN1 Local Mask B Register	C1LMBR	227
036Fh	Charle Local Mask D I legislei		££1
0370h			
0371h			
0372h			
0373h			
0374h			
0375h			
0376h			
0377h			
0378h			
0379h			
037Ah			
037Bh			
02704			
037Ch			
037Ch			

Address	Register	Symbol	Page
0380h	Count Start Flag	TABSR	117,132,145
0381h	Clock Prescaler Reset Flag	CPSRF	118,132
0382h	One-Shot Start Flag	ONSF	118
0383h	Trigger Select Register	TRGSR	118,145
0384h	Up/Down Flag	UDF	117
0385h	op/Bowii i lag	02.	
0386h			
0387h	Timer A0 Register	TA0	116
0388h			116
0389h	Timer A1 Register	TA1	143
038Ah			116
038Bh	Timer A2 Register	TA2	143
038Ch			
038Dh	Timer A3 Register	TA3	116
038Eh			116
038Fh	Timer A4 Register	TA4	143
0390h			
0391h	Timer B0 Register	TB0	131
0392h			
0393h	Timer B1 Register	TB1	131
0394h			131
0395h	Timer B2 Register	TB2	143
0396h	Timer A0 Mode Register	TAOMR	116
0397h	Timer A1 Mode Register		l
0398h	Timer A2 Mode Register	TA1MR	
		TA2MR	121 123,146
0399h	Timer A3 Mode Register	TA3MR	126 123
039Ah	Timer A4 Mode Register	TA4MR	128 123,146
039Bh	Timer B0 Mode Register	TB0MR	131,133
039Ch	Timer B1 Mode Register	TB1MR	134,136
039Dh	Timer B2 Mode Register	TB2MR	146
039Eh	Timer B2 Special Mode Register	TB2SC	144
039Fh			
03A0h	UART0 Transmit/Receive Mode Register	U0MR	154
03A1h	UART0 Bit Rate Register	U0BRG	153
03A2h	UART0 Transmit Buffer Register	U0TB	153
03A3h	,		100
03A4h	UART0 Transmit/Receive Control Register 0	U0C0	154
03A5h	UART0 Transmit/Receive Control Register 1	U0C1	155
03A6h	UART0 Receive Buffer Register	U0RB	153
03A7h			133
03A8h	UART1 Transmit/Receive Mode Register	U1MR	154
03A9h	UART1 Bit Rate Register	U1BRG	153
03AAh	UART1 Transmit Buffer Register	LIATE	153
03ABh	OATTT Transmit bullet flegister	OTTE	155
03ACh	· ·	U1C0	154
03ADh	UART1 Transmit/Receive Control Register 1	U1C1	155
03AEh	UART1 Receive Buffer Register	U1RB	153
03AFh	9	UIND	100
03B0h	UART Transmit/Receive Control Register 2	UCON	156
03B1h			
03B2h			
03B3h			
03B4h			
03B5h			
03B6h			
03B7h			
03B8h	DMA0 Request Source Select Register	DM0SL	105
03B9h	3 112 quality 2 2 3 100 0 0 100 1 10 9 10 10 1	JUL	
03BAh	DMA1 Request Source Select Register	DM1SL	106
03BBh	2 Tr Troquest Course Scient Hegister	DIVITOL	100
03BCh			
03BDh	CRC Data Register	CRCD	221
03BEh	CRC Input Register	CRCIN	221
03BFh	On O Input Negister	OLIOHA	<u> </u>
OODITI			<u> </u>

03COID 03C2h 03C3h 03C3h 03C3h A/D Register 0 AD0 03C3h 03C3h 03C3h 03C3h A/D Register 2 AD2 03C3h 03	Address	Register	Symbol	Page
O3C2h O3C3h O3C4h O3C3h O3C4h O3C5h O3C5h O3C6h O3C7h O3C6h O3C7h O3C6h O3C7h O3C6h O3C7h O3C8h O3C9h O3C9	03C0h			Ŭ
O3C3h O3C4h O7D Register 2	03C1h	A/D Register 0	ADO	
	03C2h	A/D Decister 1	AD1	
O3C5h A/D Register 2		A/D negister i	ADI	
0305h 0307h 0308h 0309h 0309		A/D Register 2	AD2	
O3C7h A/D Register 3 AD3 205		A D Tregister 2	7.52	
303Gh 303Gh 307 308Gh 303Gh 303Gh 303Gh 307 308Gh		A/D Begister 3	AD3	
AD Register 4		7VD Hegister 6	1	205
ADS		A/D Register 4	AD4	
AD Register 5				
03CCh 03CFh 03CFh 03Dh AD Register 7 AD7 03Dh 03Dh AD Register 7 AD7 03Dh 03D1h BOSDA BOSDA 03D2h 03D3h BOSDA BOSDA 03D4h 03D5h ADCON2 205 03D5h 03D5h ADCON1 204,207,209 03D7h 03D7h A/D Control Register 0 ADCON1 211,213,215 03D8h 03D8h D/A Register 0 DA0 220 03D9h DA1 220 03D8h 03DCh D/A Register 1 DA1 220 03DBh 03DCh D/A Control Register DACON 220 03DDh 03DEh 03DFh POIA Control Register PC14 255 03DFh Pull-Up Control Register PC14 255 255 03Eh Port P1 Register PO 255 255 03Eh Port P1 Register PD 255 03Eh Port P2 Direction Register PD 254 03E3h Port P3 Register PD 255 03E3h Port P3 Register PD 255 03E3h Port P4 Register PD 255 03E5h Port P5 Register PD 255 </td <td></td> <td>A/D Register 5</td> <td>AD5</td> <td></td>		A/D Register 5	AD5	
ADR ADR ADR ADR				
O3CEH 03CFh 03Dh 03Dh 03D1h AD7 03D0h 03D1h AD7 03D2h 03D3h AD2 03D4h 03D4h 03D4h A/D Control Register 2 ADCON2 205 03D5h 03D6h 03D6h ADCON1 204,207,209 211,213,215 03D8h 03D8h 03D8h D/A Register 0 DA0 DA0 220 03D8h 03D8h D/A Register 1 DA1 DA1 220 03D8h 03D6h D/A Control Register DACON 220 03D8h 03DCh 03DDh D/A Control Register DACON 220 03DBh 03DCh 03DDh D/A Control Register PC14 255 03EDH		A/D Register 6	AD6	
O3CFh A/D Register / AD7 03D0h			1	
03D0h 03D1h 03D2h 03D3h 03D3h 03D4h 03D4h A/D Control Register 2 03D5h 03D6h 03D6h A/D Control Register 0 03D7h A/D Control Register 1 03D8h D/A Register 0 03D8h D/A Register 1 03D8h D/A Register 1 03D4h D/A Control Register 03DBh DACON 03DDh 220 03DDh 20 03EDh Portl P0 Register PC14 03EDh Portl P1 Register P1 03EDh Port P2 Register P2 255		A/D Register 7	AD7	
03D2h 03D3h 205 03D3h 205 03D4h A/D Control Register 2 ADCON2 205 03D5h 204,207,209 203D7h 204,207,209 211,213,215 03D8h D/A Register 0 DA0 220 203D9h 203D9h <td></td> <td></td> <td></td> <td></td>				
03D3h A/D Control Register 2 ADCON2 205 03D5h ADCON2 205 03D6h A/D Control Register 0 ADCON0 204,207,209 03D7h A/D Control Register 1 ADCON1 211,213,215 03D8h D/A Register 0 DA0 220 03D9h DA1 220 03D8h DACON 220 03DBh DACON 220 03DBh DACON 220 03DBh DACON 220 03DDh DACON 220 03DBh DACON 220 03DDh DACON 220 03DPh Port P14 Control Register PC14 255 03DPh Port P14 Control Register PO 255 03EDh Port P0 Register PO 255 03EDh Port P1 Register P0 255 03E1h Port P1 Register P0 254 03E3h Port P2 Register P2 255 03E3h	03D1h			
03D4h A/D Control Register 2 ADCON2 205 03D5h 03D6h ADCOntrol Register 0 ADCON0 204,207,209 03D7h A/D Control Register 1 ADCON1 211,213,215 03D8h DA0 220 03D8h DA1 220 03D8h DACON 220 03DBh DACON 220 03DDh DOA Control Register DACON 220 03DDh DOA Control Register PC14 255 03DDh Port P14 Control Register PD14 255 03DDh Port P14 Control Register PD 255 03EDh Port P0 Register P0 255 03E1h Port P1 Register P1 255 03E3h Port P2 Direction Register P2 255	03D2h			
03D5h ADCONO 204,207,209 03D7h A/D Control Register 1 ADCON1 211,213,215 03D8h D/A Register 0 DAO 220 03D8h D/A Register 1 DA1 220 03D8h D/A Register 1 DA1 220 03D8h D/A Control Register DACON 220 03DDh DACON 220 03DDh DACON 220 03DDh DACON 220 03DFh Port P14 Control Register DACON 220 03DFh Port P214 Control Register PC14 255 03DFh Port P14 Control Register PD1 255 03DFh Port P14 Control Register PD 255 03E0h Port P0 Register P0 255 03E1h Port P0 Register P1 255 03E2h Port P1 Direction Register PD0 254 03E3h Port P2 Register P2 255 03E5h Port P2 Direction Register PD3 <td>03D3h</td> <td></td> <td></td> <td></td>	03D3h			
03D6h A/D Control Register 0 ADCON0 204,207,209 03D7h A/D Control Register 1 ADCON1 211,213,215 03D8h D/A Register 0 DA0 220 03D9h DA1 220 03DAh D/A Register 1 DA1 220 03DBh D/A Control Register DACON 220 03DDh DOACON 220 03EBH <td>03D4h</td> <td>A/D Control Register 2</td> <td>ADCON2</td> <td>205</td>	03D4h	A/D Control Register 2	ADCON2	205
03D7h A/D Control Register 1 ADCON1 211,213,215 03D8h D/A Register 0 DA0 220 03D8h DA1 220 03D8h DA1 220 03DBh DACON 220 03DBh DACON 220 03DDh DACON 220 03EAh Port P1 Direction Register				
03D8h D/A Register 0 DA0 220 03D9h 03DAh D/A Register 1 DA1 220 03DAh D/A Register 1 DA1 220 03DBh 03DCh D/A Control Register DACON 220 03DDh 03DCh Port P14 Control Register PC14 255 03DFh Pull-Up Control Register PUR3 257 03E0h Port P0 Register P0 255 03E1h Port P0 Register P1 255 03E1h Port P1 Register P1 255 03E1h Port P1 Register P1 255 03E1h Port P1 Register P0 254 03E3h Port P2 Register P2 255 03E3h Port P3 Register P3 255 03E6h Port P2 Direction Register P03 254 03E9h Port P4 Register P4 255 03E9h Port P5 Direction Register P05 254 03E0h Port P6 Regi				204,207,209
03D9h D/A Register 1 DA1 220 03DBh D/A Control Register DACON 220 03DDh D/A Control Register DACON 220 03DDh DACON 255 03DDh DACON 255 03DDh DACON 255 03EDH Port PO Register PD1 254 03E3h Port P3 Direction Register PD4 254 03E3h Port P4 Direction Register PD5 254			ADCON1	211,213,215
03DAh D/A Register 1 DA1 220 03DBh 03DCh D/A Control Register DACON 220 03DDh 03DBh Port P14 Control Register PC14 255 03DFh Pull-Up Control Register 3 PUR3 257 03E0h Port P0 Register P0 255 03E1h Port P1 Register P1 255 03E1h Port P1 Direction Register PD0 254 03E3h Port P1 Direction Register PD1 254 03E3h Port P1 Direction Register PD1 254 03E3h Port P2 Register P2 255 03E5h Port P3 Register P3 255 03E6h Port P4 Register PD2 254 03E7h Port P5 Register P5 255 03E9h Port P5 Direction Register PD4 254 03E9h Port P6 Register P5 255 03E0h Port P7 Register P7 255 03E0h Port P7		D/A Register 0	DA0	220
03DBh 03DCh D/A Control Register DACON 220 03DDh 03DEh Port P14 Control Register PC14 255 03DFh Pull-Up Control Register 3 PUR3 257 03E0h Port P0 Register P0 255 03E1h Port P1 Register P1 255 03E1h Port P1 Direction Register PD0 254 03E2h Port P0 Direction Register PD0 254 03E3h Port P1 Direction Register PD1 254 03E3h Port P1 Direction Register PD1 254 03E4h Port P2 Register P2 255 03E5h Port P3 Register PD2 254 03E7h Port P3 Direction Register PD3 254 03E9h Port P5 Register P5 255 03E9h Port P5 Register P5 255 03E9h Port P6 Register P5 255 03E9h Port P6 Register P6 255 03E0h				
03DCh D/A Control Register DACON 220 03DDh 03DEh Port P14 Control Register PC14 255 03DFh Pull-Up Control Register PUR3 257 03E0h Port P0 Register P0 255 03E1h Port P1 Register P1 255 03E2h Port P0 Direction Register PD0 254 03E3h Port P1 Direction Register PD1 254 03E4h Port P2 Register P2 255 03E5h Port P3 Register P2 255 03E6h Port P2 Register P2 255 03E6h Port P2 Direction Register PD2 254 03E7h Port P3 Direction Register PD3 254 03E8h Port P4 Register P5 255 03E9h Port P5 Direction Register PD4 254 03E9h Port P6 Register P6 255 03E0h Port P6 Register P6 255 03E9h Port P7 Register		D/A Register 1	DA1	220
03DDh O3DEh Port P14 Control Register PC14 255 03DFh Pull-Up Control Register 3 PUR3 257 03E0h Port P0 Register P0 255 03E1h Port P1 Register P1 255 03E2h Port P0 Direction Register PD0 254 03E3h Port P1 Direction Register PD1 254 03E4h Port P2 Register P2 255 03E5h Port P3 Register P3 255 03E6h Port P2 Direction Register PD2 254 03E7h Port P3 Direction Register PD3 254 03E7h Port P3 Direction Register PD3 254 03E8h Port P4 Register P4 255 03E9h Port P5 Direction Register PD4 254 03E9h Port P6 Register P6 255 03E9h Port P6 Register P6 255 03E9h Port P7 Register P7 255 03E9h Port P6 Directio		D/4 0	D 4 0 0 1 1	222
03DEh Port P14 Control Register PC14 255 03DFh Pull-Up Control Register 3 PUR3 257 03E0h Port P0 Register P0 255 03E1h Port P1 Register P1 255 03E2h Port P0 Direction Register PD0 254 03E3h Port P1 Direction Register PD1 254 03E3h Port P1 Direction Register PD1 254 03E4h Port P2 Register P2 255 03E5h Port P3 Register PD2 254 03E6h Port P4 Direction Register PD3 255 03E6h Port P5 Register P5 255 03E9h Port P5 Register P5 255 03E9h Port P5 Register P5 255 03EAh Port P5 Direction Register PD4 254 03E9h Port P6 Register P6 255 03E0h Port P7 Register P7 255 03E0h Port P6 Direction Register PD6 </td <td></td> <td>D/A Control Register</td> <td>DACON</td> <td>220</td>		D/A Control Register	DACON	220
03DFh Pull-Up Control Register PO 255 03E0h Port P0 Register P0 255 03E1h Port P1 Register P1 255 03E2h Port P0 Direction Register PD0 254 03E3h Port P1 Direction Register PD1 254 03E3h Port P2 Register P2 255 03E4h Port P3 Register P3 255 03E5h Port P3 Direction Register PD2 254 03E7h Port P3 Direction Register PD3 254 03E7h Port P3 Direction Register PD3 254 03E9h Port P4 Register P4 255 03E9h Port P5 Register P5 255 03EAh Port P5 Direction Register PD4 254 03E9h Port P6 Register P6 255 03E0h Port P7 Register P7 255 03E0h Port P7 Register P7 255 03E9h Port P8 Register P8		Dart D14 Cantral Dariator	DC14	055
03E0h Port P0 Register P0 255 03E1h Port P1 Register P1 255 03E2h Port P0 Direction Register PD0 254 03E3h Port P1 Direction Register PD1 254 03E4h Port P2 Register P2 255 03E5h Port P3 Register P3 255 03E6h Port P3 Direction Register PD2 254 03E7h Port P3 Direction Register PD3 254 03E7h Port P3 Direction Register PD3 254 03E8h Port P4 Register P4 255 03E9h Port P5 Register P5 255 03E9h Port P5 Register P5 255 03E9h Port P6 Direction Register PD4 254 03E9h Port P7 Register P6 255 03E0h Port P7 Register P7 255 03E9h Port P6 Direction Register PD6 254 03E9h Port P7 Direction Register PD7 <td></td> <td></td> <td></td> <td></td>				
03E1h Port P1 Register P1 255 03E2h Port P0 Direction Register PD0 254 03E3h Port P1 Direction Register PD1 254 03E4h Port P2 Register P2 255 03E5h Port P3 Register P3 255 03E6h Port P3 Direction Register PD2 254 03E7h Port P3 Direction Register PD3 254 03E8h Port P4 Register P4 255 03E8h Port P5 Register P5 255 03E9h Port P5 Register P5 255 03E9h Port P6 Register P04 254 03E9h Port P7 Direction Register PD5 254 03E0h Port P6 Register P6 255 03E0h Port P7 Register P7 255 03E0h Port P7 Direction Register P06 254 03E0h Port P7 Direction Register P07 254 03E0h Port P8 Register P08				
03E2h Port P0 Direction Register PD0 254 03E3h Port P1 Direction Register PD1 254 03E4h Port P2 Register P2 255 03E5h Port P3 Register P3 255 03E6h Port P3 Direction Register PD2 254 03E7h Port P3 Direction Register PD3 254 03E8h Port P4 Register P4 255 03E9h Port P5 Register P5 255 03E9h Port P5 Register P5 255 03E9h Port P6 Register P04 254 03E9h Port P6 Register P05 254 03E9h Port P7 Register P6 255 03E0h Port P7 Register P7 255 03E0h Port P7 Register P7 255 03E9h Port P7 Direction Register P06 254 03E9h Port P8 Register P0 254 03E9h Port P8 Register P9 255 <td></td> <td></td> <td></td> <td></td>				
03E3h Port P1 Direction Register PD1 254 03E4h Port P2 Register P2 255 03E5h Port P3 Register P3 255 03E6h Port P2 Direction Register PD2 254 03E7h Port P3 Direction Register PD3 254 03E8h Port P4 Register P4 255 03E9h Port P5 Register P5 255 03E9h Port P5 Register P5 254 03E9h Port P6 Register PD4 254 03E9h Port P6 Direction Register PD5 254 03E9h Port P6 Register P6 255 03E0h Port P7 Register P7 255 03E0h Port P7 Direction Register PD6 254 03E9h Port P7 Direction Register PD7 254 03E9h Port P8 Register P8 255 03F9h Port P8 Direction Register PD8 254 03F9h Port P9 Direction Register PD9 <td></td> <td></td> <td></td> <td></td>				
03E4h Port P2 Register P2 255 03E5h Port P3 Register P3 255 03E6h Port P2 Direction Register PD2 254 03E7h Port P3 Direction Register PD3 254 03E8h Port P4 Register P4 255 03E9h Port P5 Register P5 255 03EAh Port P5 Direction Register PD4 254 03EBh Port P6 Direction Register PD5 254 03ECh Port P6 Register P6 255 03EDh Port P7 Register P7 255 03EDh Port P7 Register P7 255 03EDh Port P7 Register P06 254 03EPh Port P7 Direction Register PD6 254 03EPh Port P7 Direction Register PD7 254 03Fh Port P8 Register P8 255 03Fh Port P9 Register P9 255 03Fh Port P9 Direction Register PD8 <td< td=""><td></td><td></td><td></td><td></td></td<>				
03E5h Port P3 Register P3 255 03E6h Port P2 Direction Register PD2 254 03E7h Port P3 Direction Register PD3 254 03E8h Port P4 Register P4 255 03E9h Port P5 Register P5 255 03EAh Port P5 Direction Register PD4 254 03EBh Port P6 Direction Register PD5 254 03ECh Port P6 Register P6 255 03EDh Port P7 Register P7 255 03EDh Port P7 Register P7 255 03EDh Port P7 Direction Register PD6 254 03EPh Port P6 Direction Register PD7 254 03EPh Port P7 Direction Register PD7 254 03F0h Port P8 Register P8 255 03F1h Port P9 Register P9 255 03F2h Port P8 Direction Register PD8 254 03F3h Port P10 Register P10 </td <td></td> <td></td> <td></td> <td></td>				
03E6h Port P2 Direction Register PD2 254 03E7h Port P3 Direction Register PD3 254 03E8h Port P4 Register P4 255 03E9h Port P5 Register P5 255 03EAh Port P5 Direction Register PD4 254 03EBh Port P5 Direction Register PD5 254 03ECh Port P6 Register P6 255 03EDh Port P7 Register P7 255 03EDh Port P7 Register P7 255 03EDh Port P6 Direction Register PD6 254 03EPh Port P7 Direction Register PD7 254 03EPh Port P7 Direction Register PD7 254 03F0h Port P8 Register P8 255 03F1h Port P9 Register P9 255 03F2h Port P8 Direction Register PD8 254 03F3h Port P9 Direction Register PD9 254 03F3h Port P10 Register		Ŭ		
03E7h Port P3 Direction Register PD3 254 03E8h Port P4 Register P4 255 03E9h Port P5 Register P5 255 03EAh Port P4 Direction Register PD4 254 03EBh Port P5 Direction Register PD5 254 03ECh Port P6 Register P6 255 03EDh Port P7 Register P7 255 03EDh Port P7 Register P06 254 03EDh Port P7 Register PD6 254 03EDh Port P6 Direction Register PD6 254 03EPh Port P7 Direction Register PD7 254 03F0h Port P8 Register P8 255 03F1h Port P9 Register P9 255 03F2h Port P8 Direction Register PD8 254 03F3h Port P9 Direction Register PD9 254 03F3h Port P10 Register P10 255 03F3h Port P10 Direction Register PD			PD2	254
03E9h Port P5 Register P5 255 03EAh Port P4 Direction Register PD4 254 03EBh Port P5 Direction Register PD5 254 03ECh Port P6 Register P6 255 03EDh Port P7 Register P7 255 03EDh Port P7 Register P06 254 03EDh Port P6 Direction Register PD6 254 03EPh Port P7 Direction Register PD7 254 03Fh Port P8 Register P8 255 03F1h Port P9 Register P9 255 03F1h Port P9 Register P9 255 03F2h Port P8 Direction Register PD8 254 03F3h Port P9 Direction Register PD9 254 03F3h Port P10 Register P10 255 03F3h Port P10 Register P11 255 03F3h Port P10 Direction Register PD10 254 03F3h Port P12 Register P11	03E7h	Port P3 Direction Register	PD3	254
03EAh Port P4 Direction Register PD4 254 03EBh Port P5 Direction Register PD5 254 03ECh Port P6 Register P6 255 03EDh Port P7 Register P7 255 03EBh Port P7 Direction Register PD6 254 03EFh Port P6 Direction Register PD7 254 03EPh Port P7 Direction Register PD7 254 03F0h Port P8 Register P8 255 03F1h Port P9 Register P9 255 03F1h Port P9 Register PD8 254 03F2h Port P8 Direction Register PD8 254 03F3h Port P9 Direction Register PD9 254 03F3h Port P10 Register P10 255 03F3h Port P10 Register P11 255 03F3h Port P10 Direction Register PD10 254 03F3h Port P11 Direction Register PD11 254 03F3h Port P12 Register <td>03E8h</td> <td>Port P4 Register</td> <td>P4</td> <td>255</td>	03E8h	Port P4 Register	P4	255
03EBh Port P5 Direction Register PD5 254 03ECh Port P6 Register P6 255 03EDh Port P7 Register P7 255 03EBh Port P6 Direction Register PD6 254 03EFh Port P7 Direction Register PD7 254 03EPh Port P7 Direction Register PD7 254 03F0h Port P8 Register P8 255 03F1h Port P9 Register P9 255 03F2h Port P8 Direction Register PD8 254 03F3h Port P9 Direction Register PD9 254 03F3h Port P10 Register P10 255 03F3h Port P10 Register P11 255 03F3h Port P10 Direction Register PD10 254 03F3h Port P10 Direction Register PD10 254 03F3h Port P11 Direction Register PD11 254 03F3h Port P12 Register P12 255 03F3h Port P13 Register			P5	255
03ECh Port P6 Register P6 255 03EDh Port P7 Register P7 255 03EEh Port P6 Direction Register PD6 254 03EFh Port P7 Direction Register PD7 254 03F0h Port P8 Register P8 255 03F1h Port P9 Register P9 255 03F2h Port P8 Direction Register PD8 254 03F3h Port P9 Direction Register PD9 254 03F3h Port P10 Register P10 255 03F4h Port P10 Register P11 255 03F5h Port P11 Register P11 255 03F6h Port P10 Direction Register PD10 254 03F7h Port P11 Direction Register PD11 254 03F8h Port P12 Register P12 255 03F9h Port P13 Register P13 255 03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register	03EAh	Port P4 Direction Register		
03EDh Port P7 Register P7 255 03EEh Port P6 Direction Register PD6 254 03EFh Port P7 Direction Register PD7 254 03F0h Port P8 Register P8 255 03F1h Port P9 Register P9 255 03F2h Port P8 Direction Register PD8 254 03F3h Port P9 Direction Register PD9 254 03F3h Port P10 Register P10 255 03F4h Port P10 Register P11 255 03F5h Port P11 Register P11 255 03F6h Port P10 Direction Register PD10 254 03F7h Port P11 Direction Register PD11 254 03F8h Port P12 Register P12 255 03F9h Port P13 Register P13 255 03FAh Port P12 Direction Register PD12 254 03F8h Port P13 Direction Register PD13 254 03F0h Port P13 Direction Reg	03EBh	Port P5 Direction Register		
03EEh Port P6 Direction Register PD6 254 03EFh Port P7 Direction Register PD7 254 03F0h Port P8 Register P8 255 03F1h Port P9 Register P9 255 03F2h Port P8 Direction Register PD8 254 03F3h Port P9 Direction Register PD9 254 03F4h Port P10 Register P10 255 03F5h Port P11 Register P11 255 03F6h Port P10 Direction Register PD10 254 03F7h Port P11 Direction Register PD11 254 03F8h Port P12 Register P11 255 03F9h Port P13 Register P12 255 03F9h Port P12 Direction Register PD12 254 03F9h Port P13 Direction Register PD12 254 03F9h Port P13 Direction Register PD13 254 03F0h Port P13 Direction Register PD13 254 03F0h <t< td=""><td></td><td></td><td></td><td></td></t<>				
03EFh Port P7 Direction Register PD7 254 03F0h Port P8 Register P8 255 03F1h Port P9 Register P9 255 03F2h Port P8 Direction Register PD8 254 03F3h Port P9 Direction Register PD9 254 03F4h Port P10 Register P10 255 03F5h Port P11 Register P11 255 03F6h Port P10 Direction Register PD10 254 03F7h Port P11 Direction Register PD11 254 03F8h Port P12 Register P12 255 03F9h Port P13 Register P12 255 03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register PD12 254 03FBh Port P13 Direction Register PD13 254 03FCh Pull-up Control Register 0 PUR0 256 03FDh Pull-up Control Register 1 PUR1 256 03FEh <t< td=""><td></td><td></td><td></td><td></td></t<>				
03F0h Port P8 Register P8 255 03F1h Port P9 Register P9 255 03F2h Port P8 Direction Register PD8 254 03F3h Port P9 Direction Register PD9 254 03F4h Port P10 Register P10 255 03F5h Port P11 Register P11 255 03F6h Port P10 Direction Register PD10 254 03F7h Port P11 Direction Register PD11 254 03F8h Port P12 Register P12 255 03F9h Port P13 Register P13 255 03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register PD13 254 03F0h Pull-up Control Register 0 PUR0 256 03F0h Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256				
03F1h Port P9 Register P9 255 03F2h Port P8 Direction Register PD8 254 03F3h Port P9 Direction Register PD9 254 03F4h Port P10 Register P10 255 03F5h Port P11 Register P11 255 03F6h Port P10 Direction Register PD10 254 03F7h Port P11 Direction Register PD11 254 03F8h Port P12 Register P12 255 03F9h Port P13 Register P13 255 03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register PD12 254 03FCh Pull-up Control Register 0 PUR0 256 03FDh Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256			_	
03F2h Port P8 Direction Register PD8 254 03F3h Port P9 Direction Register PD9 254 03F4h Port P10 Register P10 255 03F5h Port P11 Register P11 255 03F6h Port P10 Direction Register PD10 254 03F7h Port P11 Direction Register PD11 254 03F8h Port P12 Register P12 255 03F9h Port P13 Register P13 255 03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register PD13 254 03FCh Pull-up Control Register 0 PUR0 256 03FDh Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256		J J		
03F3h Port P9 Direction Register PD9 254 03F4h Port P10 Register P10 255 03F5h Port P11 Register P11 255 03F6h Port P10 Direction Register PD10 254 03F7h Port P11 Direction Register PD11 254 03F8h Port P12 Register P12 255 03F9h Port P13 Register P13 255 03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register PD13 254 03FCh Pull-up Control Register 0 PUR0 256 03FDh Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256		ŭ		
03F4h Port P10 Register P10 255 03F5h Port P11 Register P11 255 03F6h Port P10 Direction Register PD10 254 03F7h Port P11 Direction Register PD11 254 03F8h Port P12 Register P12 255 03F9h Port P13 Register P13 255 03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register PD13 254 03FCh Pull-up Control Register 0 PUR0 256 03FDh Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256			_	
03F5h Port P11 Register P11 255 03F6h Port P10 Direction Register PD10 254 03F7h Port P11 Direction Register PD11 254 03F8h Port P12 Register P12 255 03F9h Port P13 Register P13 255 03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register PD13 254 03FCh Pull-up Control Register 0 PUR0 256 03FDh Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256				
03F6h Port P10 Direction Register PD10 254 03F7h Port P11 Direction Register PD11 254 03F8h Port P12 Register P12 255 03F9h Port P13 Register P13 255 03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register PD13 254 03FCh Pull-up Control Register 0 PUR0 256 03FDh Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256		Ÿ		
03F7h Port P11 Direction Register PD11 254 03F8h Port P12 Register P12 255 03F9h Port P13 Register P13 255 03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register PD13 254 03FCh Pull-up Control Register 0 PUR0 256 03FDh Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256				
03F8h Port P12 Register P12 255 03F9h Port P13 Register P13 255 03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register PD13 254 03FCh Pull-up Control Register 0 PUR0 256 03FDh Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256				
03F9h Port P13 Register P13 255 03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register PD13 254 03FCh Pull-up Control Register 0 PUR0 256 03FDh Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256				
03FAh Port P12 Direction Register PD12 254 03FBh Port P13 Direction Register PD13 254 03FCh Pull-up Control Register 0 PUR0 256 03FDh Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256				
03FBh Port P13 Direction Register PD13 254 03FCh Pull-up Control Register 0 PUR0 256 03FDh Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256	03FAh			
03FDh Pull-up Control Register 1 PUR1 256 03FEh Pull-up Control Register 2 PUR2 256		Port P13 Direction Register	PD13	
03FEh Pull-up Control Register 2 PUR2 256			PUR0	256
				256
03FFh Port Control Register PCR 257				
	03FFh	Port Control Register	PCR	257



M16C/6N Group (M16C/6NK, M16C/6NM)

Renesas MCU

1. Overview

The M16C/6N Group (M16C/6NK, M16C/6NM) of MCUs are built using the high-performance silicon gate CMOS process using the M16C/60 Series CPU core and are packaged in 100-pin and 128-pin plastic molded LQFP. These MCUs operate using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed. Being equipped with two CAN (Controller Area Network) modules in the M16C/6N Group (M16C/6NK, M16C/6NM), the MCU is suited to drive automotive and industrial control systems. The CAN modules comply with the 2.0B specification. In addition, this MCU contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication equipment which requires high-speed arithmetic/logic operations.

1.1 Applications

- Car audio and industrial control systems, other (Normal-ver. product)
- Automotive, industrial control systems and other automobile, other (T/V-ver. product)



1.2 Performance Overview

Tables 1.1 and 1.2 list the Functions and Specifications for M16C/6N Group (M16C/6NK, M16C/6NM).

Table 1.1 Functions and Specifications for M16C/6N Group (100-pin Version: M16C/6NK)

		Specification				
Item		Normal-ver.	T/V-ver.			
Number of fu	ndamental	91 instructions				
instructions						
Minimum instr	ruction	41.7 ns (f(BCLK) = 24 MHz.	50.0 ns (f(BCLK) = 20 MHz,			
		, , ,	, , , ,			
			,			
			3 · · · · ·			
Address space	ce	•				
			nformation			
Ports						
Multifunction	timers	Timer A: 16 bits X 5 channels				
		Timer B: 16 bits × 6 channels	•			
Serial interfa	ces	3 channels				
		Clock synchronous, UART,	I ² C-bus ⁽¹⁾ , IEBus ⁽²⁾			
		2 channels	,			
		Clock synchronous				
A/D converte	r	-	, 26 channels			
		8 bits X 2 channels				
DMAC		2 channels				
CRC calculat	tion circuit	CRC-CCITT				
CAN module		2 channels with 2.0B specification				
Watchdog tin	ner	15 bits X 1 channel (with prescaler)				
Interrupts		Internal: 32 sources, External: 9 sources				
-		Software: 4 sources, Priority levels: 7 levels				
Clock genera	tion circuits	4 circuits				
_		 Main clock oscillation circuit 	(*)			
		 Sub clock oscillation circuit ((*)			
		 On-chip oscillator 				
		 PLL frequency synthesizer 				
		(*) Equipped with on-chip for	eedback resistor			
Oscillation-sto	pped detector					
Supply voltag	ge					
		· · · · · · · · · · · · · · · · · · ·	1/1 prescaler, without software wait)			
Consumption	Mask ROM	21 mA (f(BCLK) = 24 MHz,	-			
ourront		PLL operation, no division)				
Current						
current	Flash memory	23 mA (f(BCLK) = 24 MHz,	21 mA (f(BCLK) = 20 MHz,			
current		23 mA (f(BCLK) = 24 MHz, PLL operation, no division)	PLL operation, no division)			
current	Mask ROM	23 mA (f(BCLK) = 24 MHz, PLL operation, no division) 3 μA (f(BCLK) = 32 kHz, Wait mo	PLL operation, no division) ode, Oscillation capacity Low)			
	Mask ROM Flash memory	23 mA (f(BCLK) = 24 MHz, PLL operation, no division) 3 μA (f(BCLK) = 32 kHz, Wait mo 0.8 μA (Stop mode, Topr = 25	PLL operation, no division) ode, Oscillation capacity Low) °C)			
Programming an	Mask ROM Flash memory d erasure voltage	23 mA (f(BCLK) = 24 MHz, PLL operation, no division) 3 μ A (f(BCLK) = 32 kHz, Wait mode, Topr = 25 3.0 \pm 0.3 V or 5.0 \pm 0.5 V	PLL operation, no division) ode, Oscillation capacity Low)			
Programming and	Mask ROM Flash memory d erasure voltage erasure endurance	23 mA (f(BCLK) = 24 MHz, PLL operation, no division) 3 μ A (f(BCLK) = 32 kHz, Wait mode, Topr = 25 3.0 \pm 0.3 V or 5.0 \pm 0.5 V 100 times	PLL operation, no division) ode, Oscillation capacity Low) °C)			
Programming and I/O withstand	Mask ROM Flash memory d erasure voltage erasure endurance I voltage	23 mA (f(BCLK) = 24 MHz, PLL operation, no division) 3 μ A (f(BCLK) = 32 kHz, Wait models, Wait Median Market Ma	PLL operation, no division) ode, Oscillation capacity Low) °C)			
Programming and I/O withstand Output currer	Mask ROM Flash memory d erasure voltage erasure endurance I voltage nt	23 mA (f(BCLK) = 24 MHz, PLL operation, no division) 3 μ A (f(BCLK) = 32 kHz, Wait models, Topr = 25 3.0 \pm 0.3 V or 5.0 \pm 0.5 V 100 times 5.0 V 5 mA	PLL operation, no division) ode, Oscillation capacity Low) occ) 5.0 ± 0.5 V			
Programming and I/O withstand	Mask ROM Flash memory d erasure voltage erasure endurance I voltage nt	23 mA (f(BCLK) = 24 MHz, PLL operation, no division) 3 μ A (f(BCLK) = 32 kHz, Wait models, Wait Median Market Ma	PLL operation, no division) ode, Oscillation capacity Low) °C)			
Programming and I/O withstand Output currer	Mask ROM Flash memory d erasure voltage erasure endurance I voltage nt	23 mA (f(BCLK) = 24 MHz, PLL operation, no division) 3 μ A (f(BCLK) = 32 kHz, Wait models, Topr = 25 3.0 \pm 0.3 V or 5.0 \pm 0.5 V 100 times 5.0 V 5 mA	PLL operation, no division) ode, Oscillation capacity Low) °C) 5.0 ± 0.5 V T version: -40 to 85°C V version: -40 to 125°C (option)			
	Number of furinstructions Minimum instructions Minimum instruction time Operating moderating modera	Item Number of fundamental instructions Minimum instruction execution time Operating mode Address space Memory capacity Ports Multifunction timers Serial interfaces A/D converter D/A converter DMAC CRC calculation circuit CAN module Watchdog timer Interrupts Clock generation circuits Oscillation-stopped detector Supply voltage Consumption Mask ROM	Number of fundamental instructions Minimum instruction execution time 41.7 ns (f(BCLK) = 24 MHz, 1/1 prescaler, without software wait) Operating mode Single-chip, memory expansion, and microprocessor modes Address space 1 Mbyte Memory capacity Refer to Table 1.3 Product Ir Ports Input/Output: 87 pins, Input: 1 Multifunction timers Timer A: 16 bits × 5 channels Timer B: 16 bits × 6 channels Three-phase motor control cir Serial interfaces 3 channels Clock synchronous, UART, 2 channels Clock synchronous A/D converter 10-bit A/D converter: 1 circuit, 2 channels CRC calculation circuit CRC-CCITT CAN module 2 channels with 2.0B specificate Watchdog timer 15 bits × 1 channel (with present Interrupts Internal: 32 sources, External: Software: 4 sources, Priority Is Software: 4 sources, Priority Is Sub clock oscillation circuit Sub clock oscillation stop and Supply voltage VCC = 3.0 to 5.5 V (f(BCLK) = 24 MHz, 1/1 prescaler, without software wait)			

NOTES:

- 1. I²C-bus is a trademark of Koninklijke Philips Electronics N.V.
- 2. IEBus is a trademark of NEC Electronics Corporation.

option: All options are on request basis.



Table 1.2 Functions and Specifications for M16C/6N Group (128-pin Version: M16C/6NM)

	Item		Specification				
			Normal-ver.	T/V-ver.			
CPU	Number of fu	ndamental	91 instructions				
	instructions						
	Minimum inst		41.7 ns (f(BCLK) = 24 MHz,	50.0 ns (f(BCLK) = 20 MHz,			
	execution time			1/1 prescaler, without software wait)			
	Operating mo	ode	Single-chip, memory expansion,	Single-chip mode			
			and microprocessor modes				
	Address space		1 Mbyte				
	Memory capa	acity	Refer to Table 1.3 Product In				
Peripheral	Ports		Input/Output: 113 pins, Input:				
Function	Multifunction	timers	Timer A: 16 bits X 5 channels				
			Timer B: 16 bits × 6 channels				
			Three-phase motor control cir	cuit			
	Serial interfa	ces	3 channels				
			Clock synchronous, UART,	I ² C-bus ⁽¹⁾ , IEBus ⁽²⁾			
			4 channels				
			Clock synchronous				
	A/D converte	r	10-bit A/D converter: 1 circuit,	26 channels			
	D/A converte	r	8 bits × 2 channels				
	DMAC		2 channels				
	CRC calculat	tion circuit	CRC-CCITT				
	CAN module		2 channels with 2.0B specifica	ation			
	Watchdog tin	ner	15 bits × 1 channel (with pres				
	Interrupts		Internal: 34 sources, External:				
			Software: 4 sources, Priority le				
	Clock genera	tion circuits	4 circuits				
			Main clock oscillation circuit (*)				
			Sub clock oscillation circuit (· ·			
			On-chip oscillator	,			
			PLL frequency synthesizer				
			(*) Equipped with on-chip feedback resistor				
	Oscillation-sto	opped detector					
Electrical	Supply voltage	· ·		VCC = 4.2 to 5.5 V (f(BCLK) = 20 MHz,			
Characteristics		5 -	, , , ,	1/1 prescaler, without software wait)			
	Consumption	Mask ROM	21 mA (f(BCLK) = 24 MHz,	-			
	current		PLL operation, no division)				
		Flash memory	, , ,	21 mA (f(BCLK) = 20 MHz,			
			PLL operation, no division)	PLL operation, no division)			
		Mask ROM	3 μA (f(BCLK) = 32 kHz, Wait mo				
		Flash memory		· · · · · · · · · · · · · · · · · · ·			
Flash Memory	Programming an	d erasure voltage		5.0 ± 0.5 V			
Version		erasure endurance		1			
I/O	I/O withstand		5.0 V				
Characteristics Output current			5 mA				
	mbient Tempe		-40 to 85°C	T version: -40 to 85°C			
- polating /				V version: -40 to 125°C (option)			
Device Conf	figuration		V version: -40 to 125°C (option) CMOS high-performance silicon gate				
Package	nguration		128-pin molded-plastic LQFP	on gate			
NOTES:			120 pin molded-plastic EQLI				

- 1. I²C-bus is a trademark of Koninklijke Philips Electronics N.V.
- 2. IEBus is a trademark of NEC Electronics Corporation.

option: All options are on request basis.



1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram

1.4 Product Information

Table 1.3 lists the Product Information and Figure 1.2 shows the Type Number, Memory Size, and Packages.

Table 1.3 Product Information

As of Apr. 2006

Type No.		ROM Capacity	RAM Capacity	Package Type (2)	Re	marks
M306NKFHGP		384 K + 4 Kbytes	31 Kbytes	PLQP0100KB-A	Flash	Normal-ver.
M306NMFHGP				PLQP0128KB-A	memory	
M306NKFJGP	(D)	512 K + 4 Kbytes	31 Kbytes	PLQP0100KB-A	version (1)	
M306NMFJGP				PLQP0128KB-A		
M306NKFHTGP	(D)	384 K + 4 Kbytes	31 Kbytes	PLQP0100KB-A		T-ver.
M306NMFHTGP	(D)			PLQP0128KB-A		
M306NKFJTGP	(D)	512 K + 4 Kbytes	31 Kbytes	PLQP0100KB-A	Ī	
M306NMFJTGP	(D)			PLQP0128KB-A		
M306NKFHVGP	(D)	384 K + 4 Kbytes	31 Kbytes	PLQP0100KB-A	Ī	V-ver.
M306NMFHVGP	(D)			PLQP0128KB-A		
M306NKFJVGP	(D)	512 K + 4 Kbytes	31 Kbytes	PLQP0100KB-A	Ī	
M306NMFJVGP	(D)			PLQP0128KB-A		
M306NKME-XXXGP		192 Kbytes	16 Kbytes	PLQP0100KB-A	Mask	Normal-ver.
M306NMME-XXXGP				PLQP0128KB-A	ROM	
M306NKMG-XXXGP		256 Kbytes	20 Kbytes	PLQP0100KB-A	version	
M306NMMG-XXXGP				PLQP0128KB-A		

(D): Under development

NOTES:

- 1. Data flash memory provides an additional 4 Kbytes of ROM capacity (block A).
- 2. The correspondence between new and old package types is as follows.

PLQP0100KB-A: 100P6Q-A PLQP0128KB-A: 128P6Q-A




Figure 1.2 Type Number, Memory Size, and Package

1.5 Pin Assignments

Figures 1.3 and 1.4 show the Pin Assignment (Top View). Tables 1.4 and 1.5 list the List of Pin Names.




Figure 1.3 Pin Assignments (Top View) (1)

Table 1.4 List of Pin Names for 100-Pin Package (1)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	CAN Module Pin	Bus Control Pin ⁽¹⁾
1		P9_4		TB4IN		DA1		
2		P9_3		TB3IN		DA0		
3		P9_2		TB2IN	SOUT3			
4		P9_1		TB1IN	SIN3			
5		P9_0		TB0IN	CLK3			
6	BYTE							
7	CNVSS							
8	XCIN	P8_7						
9	XCOUT	P8_6						
10	RESET							
11	XOUT							
12	VSS							
13	XIN							
14	VCC1							
15		P8_5	NMI					
16		P8_4	INT2	ZP				
17		P8_3	INT1					
18		P8_2	INT0					
19		P8_1		TA4IN/U				
20		P8_0		TA4OUT/U	(SIN4)			
21		P7_7		TA3IN			CRX1	
22		P7_6		TA3OUT			CTX1	
23		P7_5		TA2IN/W	(SOUT4)			
24		P7_4		TA2OUT/W	(CLK4)			
25		P7_3		TA1IN/V	CTS2/RTS2			
26		P7_2		TA1OUT/V	CLK2			
27		P7_1		TA0IN/TB5IN	RXD2/SCL2			
28		P7_0		TA0OUT	TXD2/SDA2			
29		P6_7		17.0001	TXD1/SDA1			
30		P6_6			RXD1/SCL1			
31		P6_5			CLK1			
32		P6_4			CTS1/RTS1/CTS0/CLKS1			
33		P6_3			TXD0/SDA0			
34		P6_2			RXD0/SCL0			
35		P6_1			CLK0			
36		P6_0			CTS0/RTS0			
37		P5_7			0100/11100			RDY/CLKOU
38		P5_6						ALE
39		P5_5						HOLD
40		P5_4						HLDA
41		P5_4 P5_3						BCLK
42								RD
		P5_2						WRH/BHE
43		P5_1						WRL/WR
44		P5_0						
45		P4_7						CS3
46		P4_6						CS2
47		P4_5						CS1
48		P4_4						CS0
49		P4_3						A19
50		P4_2						A18

1. Not available the bus control pins (except CLKOUT pin; Pin No.37) in T/V-ver..



Table 1.5 List of Pin Names for 100-Pin Package (2)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	CAN Module Pin	Bus Control Pin (1)
51	1	P4_1	1 111			1 1111	1 111	A17
52		P4_0						A16
53		P3_7						A15
54		P3_6						A14
55		P3_5						A13
56		P3_4						A12
57		P3_4						A11
58		P3_2						A10
59		P3_1						A9
60	VCC2	F3_1						A9
61	VCC2	D2 0						A9// /D7)
	VSS	P3_0						A8(/-/D7)
62	V 55	D0 7				ANO 7		47//D7/DC)
63		P2_7				AN2_7		A7(/D7/D6)
64		P2_6				AN2_6		A6(/D6/D5)
65		P2_5				AN2_5		A5(/D5/D4)
66		P2_4				AN2_4		A4(/D4/D3)
67		P2_3				AN2_3		A3(/D3/D2)
68		P2_2				AN2_2		A2(/D2/D1)
69		P2_1				AN2_1		A1(/D1/D0)
70		P2_0				AN2_0		A0(/D0/-)
71		P1_7	INT5					D15
72		P1_6	INT4					D14
73		P1_5	INT3					D13
74		P1_4						D12
75		P1_3						D11
76		P1_2						D10
77		P1_1						D9
78		P1_0						D8
79		P0_7				AN0_7		D7
80		P0_6				AN0_6		D6
81		P0_5				AN0_5		D5
82		P0_4				AN0_4		D4
83		P0_3				AN0_3		D3
84		P0_2				AN0_2		D2
85		P0_1				AN0_1		D1
86		P0_0				AN0_0		D0
87		P10_7	KI3			AN7		
88		P10_6	KI2			AN6		
89		P10_5	KI1			AN5		
90		P10_4	KI0			AN4		
91		P10_3				AN3		
92		P10_2				AN2		
93		P10_1				AN1		
94	AVSS	-						
95		P10_0				AN0		
96	VREF							
97	AVCC							
98		P9_7			SIN4	ADTRG		
99		P9_6			SOUT4	ANEX1	CTX0	
		P9_5	 		CLK4	ANEX0	CRX0	

1. Not available the bus control pins in T/V-ver..




Figure 1.4 Pin Assignments (Top View) (2)

Table 1.6 List of Pin Names for 128-Pin Package (1)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	CAN Module Pin	Bus Control Pin (1)
1	VREF							
2	AVCC							
3		P9_7			SIN4	ADTRG		
4		P9_6			SOUT4	ANEX1	CTX0	
5		P9_5			CLK4	ANEX0	CRX0	
6		P9_4		TB4IN		DA1		
7		P9_3		TB3IN		DA0		
8		P9_2		TB2IN	SOUT3	_		
9		P9_1		TB1IN	SIN3			
10		P9_0		TB0IN	CLK3			
11		P14_1			02.10			
12		P14_0						
13	BYTE	1 1 1_0						
14	CNVSS							
15	XCIN	P8_7						
16	XCOUT	P8_6						
17	RESET	1 0_0						
18	XOUT							
19	VSS							
20	XIN							
21	VCC1	D0 5	NINAL					
22		P8_5	NMI	70				
23		P8_4	INT2	ZP				
24		P8_3	INT1					
25		P8_2	INT0					
26		P8_1		TA4IN/U				
27		P8_0		TA4OUT/U	(SIN4)			
28		P7_7		TA3IN			CRX1	
29		P7_6		TA3OUT			CTX1	
30		P7_5		TA2IN/W	(SOUT4)			
31		P7_4		TA2OUT/W	(CLK4)			
32		P7_3		TA1IN/V	CTS2/RTS2			
33		P7_2		TA1OUT/V	CLK2			
34		P7_1		TA0IN/TB5IN	RXD2/SCL2			
35		P7_0		TA0OUT	TXD2/SDA2			
36		P6_7			TXD1/SDA1			
37	VCC1							
38		P6_6			RXD1/SCL1			
39	vss							
40		P6_5			CLK1			
41		P6_4			CTS1/RTS1/CTS0/CLKS1			
42		P6_3			TXD0/SDA0			
43		P6_2			RXD0/SCL0			
44		P6_1			CLK0			
45		P6_0			CTS0/RTS0			
46		P13_7	INT8					
47		P13_6	INT7					
48		P13_5	INT6					
49		P13_4						
50		P5_7						RDY/CLKOU

1. Not available the bus control pins (except CLKOUT pin; Pin No.50) in T/V-ver..



Table 1.7 List of Pin Names for 128-Pin Package (2)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	CAN Module Pin	Bus Contro Pin (1)
51		P5_6						ALE
52		P5_5						HOLD
53		P5_4						HLDA
54		P13_3						
55		P13_2						
56		P13_1						
57		P13_0						
58		P5_3						BCLK
59		P5_2						RD
60		P5_1						WRH/BHE
61		P5_0						WRL/WR
62		P12_7						
63		P12_6						
64		P12_5						
65		P4_7						CS3
66		P4_6						CS2
67		P4_5						CS1
68		P4_4						CS0
69		P4_3						A19
70		P4_2						A18
71		P4_1						A17
72		P4_0						A16
73		P3_7						A15
74		P3_6						A14
75		P3_5						A13
76		P3_4						A12
77		P3_3						A11
78		P3_2						A10
79		P3_1						A9
80		P12_4						A9
81		P12_4						
82		P12_3						
83 84		P12_1						
85	VCC2	P12_0						
86	VCC2	D2 0						A0(/ /D7)
	VSS	P3_0						A8(/-/D7)
87	1 1 2 2	D0 7				ANIO 7		Λ7//D7/DΩ\
88		P2_7				AN2_7		A7(/D7/D6)
89		P2_6				AN2_6		A6(/D6/D5)
90		P2_5				AN2_5		A5(/D5/D4)
91		P2_4				AN2_4		A4(/D4/D3)
92		P2_3				AN2_3		A3(/D3/D2)
93		P2_2				AN2_2		A2(/D2/D1)
94		P2_1				AN2_1		A1(/D1/D0)
95		P2_0	151==			AN2_0		A0(/D0/-)
96		P1_7	INT5					D15
97		P1_6	INT4					D14
98		P1_5	INT3					D13
99		P1_4						D12
100		P1_3						D11

1. Not available the bus control pins in T/V-ver..

Table 1.8 List of Pin Names for 128-Pin Package (3)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	CAN Module Pin	Bus Control Pin (1)
101		P1_2						D10
102		P1_1						D9
103		P1_0						D8
104		P0_7				AN0_7		D7
105		P0_6				AN0_6		D6
106		P0_5				AN0_5		D5
107		P0_4				AN0_4		D4
108		P0_3				AN0_3		D3
109		P0_2				AN0_2		D2
110		P0_1				AN0_1		D1
111		P0_0				AN0_0		D0
112		P11_7			SIN6			
113		P11_6			SOUT6			
114		P11_5			CLK6			
115		P11_4						
116		P11_3						
117		P11_2			SOUT5			
118		P11_1			SIN5			
119		P11_0			CLK5			
120		P10_7	KI3			AN7		
121		P10_6	KI2			AN6		
122		P10_5	KI1			AN5		
123		P10_4	KI0			AN4		
124		P10_3				AN3		
125		P10_2				AN2		
126		P10_1				AN1		
127	AVSS							
128		P10_0				AN0		

1. Not available the bus control pins in T/V-ver..

1.6 Pin Functions

Tables 1.9 to 1.11 list the Pin Functions.

Table 1.9 Pin Functions (100-pin and 128-pin Versions) (1)

0: ! 1!	D: 11	1/0 T	Description
Signal Name	Pin Name	I/O Type	
Power supply	VCC1, VCC2,	I	Apply 3.0 to 5.5 V to the VCC1 and VCC2 pins and 0 V to the VSS
input	VSS		pin. The VCC apply condition is that VCC2 = VCC1 (1).
Analog power	AVCC, AVSS	I	Applies the power supply for the A/D converter. Connect the AVCC
supply input			pin to VCC1. Connect the AVSS pin to VSS.
Reset input	RESET	I	The MCU is in a reset state when applying "L" to the this pin.
CNVSS (2)	CNVSS	I	Switches processor mode. Connect this pin to VSS to when after
			a reset to start up in single-chip mode. Connect this pin to VCC1
			to start up in microprocessor mode.
External data	BYTE	I	Switches the data bus in external memory space. The data bus
bus width			is 16-bit long when the this pin is held "L" and 8-bit long when
select input (2)			the this pin is held "H". Set it to either one. Connect this pin to
'			VSS when single-chip mode.
Bus control	D0 to D7	I/O	Inputs and outputs data (D0 to D7) when these pins are set as
pins (3)		., .	the separate bus.
Pinio	D8 to D15	I/O	Inputs and outputs data (D8 to D15) when external 16-bit data
	20 10 2 10	., 0	bus is set as the separate bus.
	A0 to A19	0	Output address bits (A0 to A19).
	A0/D0 to A7/D7	I/O	Input and output data (D0 to D7) and output address bits (A0 to
	AU/DU IU AI/DI	1/0	A7) by time-sharing when external 8-bit data bus are set as the
			multiplexed bus.
	A1/D0 to A8/D7	I/O	Input and output data (D0 to D7) and output address bits (A1 to
	A 1/D0 10 A6/D7	1/0	A8) by time-sharing when external 16-bit data bus are set as the
			multiplexed bus.
	000 +- 000	0	Output CS0 to CS3 signals. CS0 to CS3 are chip-select signals
	CS0 to CS3		'
	IMPL MAD		to specify an external space.
	WRL/WR	0	Output WRL, WRH, (WR, BHE), RD signals. WRL and WRH or
	WRH/BHE		BHE, and WR can be switched by program.
	RD		• WRL, WRH, and RD are selected
			The WRL signal becomes "L" by writing data to an even address
			in an external memory space.
			The WRH signal becomes "L" by writing data to an odd address
			in an external memory space.
			The RD pin signal becomes "L" by reading data in an external
			memory space.
			• WR, BHE, and RD are selected
			The WR signal becomes "L" by writing data in an external
			memory space.
			The RD signal becomes "L" by reading data in an external
			memory space.
			The BHE signal becomes "L" by accessing an odd address.
			Select WR, BHE, and RD for an external 8-bit data bus.
	ALE	0	ALE is a signal to latch the address.
	HOLD	I	While the HOLD pin is held "L", the MCU is placed in a hold
			state.
	HLDA	0	In a hold state, HLDA outputs a "L" signal.
	RDY	I	While applying a "L" signal to the RDY pin, the MCU is placed in
			a wait state.
	•		

I: Input

O: Output

I/O: Input/Output

- 1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.
- 2. Connect to VSS in T/V-ver..
- 3. Not available the bus control pins in T/V-ver..



Table 1.10 Pin Functions (100-pin and 128-pin Versions) (2)

Signal Name Pin Name Main clock Input Main clock XOUT output Sub clock XCIN input Sub clock XCOUT output BCLK output INT interrupt input INT interrupt input INMI interrupt input Input Key input INT		Description I/O pins for the main clock oscillation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT (1). To use the external clock, input the clock from XIN and leave XOUT open. I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT (1). To use the external clock, input the clock from XCIN and leave XCOUT open. Outputs the BCLK signal. The clock of the same cycle as fC, f8, or f32 is output. Input pins for the INT interrupt. Input pin for the NMI interrupt. Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins. These are transmit control input pins.
input Main clock output Sub clock input Sub clock XCIN Sub clock Output BCLK output BCLK output INT interrupt input NMI interrupt input Key input interrupt input Timer A TA0OUT to TA4OUT TA0IN to TA4IN ZP Timer B Three-phase motor control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLKO to CLK6 CUN XCOUT ACOUT CLKOUT INT interrupt input NMI INT interrupt input NMI INT interrupt input TA0OUT to TA4OUT TA0IN to TA4IN ZP Timer B TB0IN to TB5IN Three-phase motor CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 CLK0 to CLK6 CCLK0 to CLK6 TOUT TA0IN TA0IN	O O O O O O O O O O O O O O O O O O O	resonator or crystal oscillator between XIN and XOUT (1). To use the external clock, input the clock from XIN and leave XOUT open. I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT (1). To use the external clock, input the clock from XCIN and leave XCOUT open. Outputs the BCLK signal. The clock of the same cycle as fC, f8, or f32 is output. Input pins for the INT interrupt. Input pin for the NMI interrupt. Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
Main clock output Sub clock input Sub clock XCOUT output BCLK output (3) BCLK Clock output CLKOUT INT interrupt input NT0 to INT8 (2) NMI interrupt input Key input KI0 to KI3 interrupt input Timer A TA0OUT to TA4OUT TA0IN to TA4IN ZP Timer B TB0IN to TB5IN Three-phase motor control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)		To use the external clock, input the clock from XIN and leave XOUT open. I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT (1). To use the external clock, input the clock from XCIN and leave XCOUT open. Outputs the BCLK signal. The clock of the same cycle as fC, f8, or f32 is output. Input pins for the INT interrupt. Input pin for the NMI interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
output Sub clock input Sub clock Sub clock Output BCLK output BCLK output CLKOUT INT interrupt input NMI interrupt input Key input interrupt input Timer A TA0OUT to TA4OUT TA0IN to TA4IN ZP Timer B Three-phase motor control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLKO T CUROUT ACOUT AC		XOUT open. I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT (1). To use the external clock, input the clock from XCIN and leave XCOUT open. Outputs the BCLK signal. The clock of the same cycle as fC, f8, or f32 is output. Input pins for the INT interrupt. Input pin for the NMI interrupt. Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
Sub clock input Sub clock XCOUT output BCLK output (3) BCLK Clock output CLKOUT INT interrupt input NMI interrupt input Key input interrupt input Timer A TA0OUT to TA4OUT TA0IN to TA4IN ZP Timer B TB0IN to TB5IN Three-phase motor control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)	O O O I I I I O I I I O I I I I O I I I I O I I I I I O I	XOUT open. I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT (1). To use the external clock, input the clock from XCIN and leave XCOUT open. Outputs the BCLK signal. The clock of the same cycle as fC, f8, or f32 is output. Input pins for the INT interrupt. Input pin for the NMI interrupt. Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
input Sub clock output BCLK output (3) BCLK Clock output INT interrupt input NMI interrupt input Key input interrupt input Timer A TA0OUT to TA4OUT TA0IN to TA4IN ZP Timer B Three-phase motor control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)	O O O I I I I O I I I O I I I I O I I I I O I I I I I O I	I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT (1). To use the external clock, input the clock from XCIN and leave XCOUT open. Outputs the BCLK signal. The clock of the same cycle as fC, f8, or f32 is output. Input pins for the INT interrupt. Input pin for the NMI interrupt. Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
Sub clock output BCLK output (3) BCLK Clock output INT interrupt input NMI interrupt input Key input interrupt input Timer A TA0OUT to TA4OUT TA0IN to TA4IN ZP Timer B Three-phase motor control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)	O O O I I I O I I O I I I O I I I O I I I I O I I I I O I I I I O I I I I I O I	oscillator between XCIN and XCOUT (1). To use the external clock, input the clock from XCIN and leave XCOUT open. Outputs the BCLK signal. The clock of the same cycle as fC, f8, or f32 is output. Input pins for the INT interrupt. Input pin for the NMI interrupt. Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
Sub clock output BCLK output (3) BCLK Clock output INT interrupt input NMI interrupt input Key input interrupt input Timer A TA0OUT to TA4OUT TA0IN to TA4IN ZP Timer B Three-phase motor control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)	O O O I I I O I I O I I I O I I I O I I I I O I I I I O I I I I O I I I I I O I	XCOUT open. Outputs the BCLK signal. The clock of the same cycle as fC, f8, or f32 is output. Input pins for the INT interrupt. Input pin for the NMI interrupt. Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
output BCLK output (3) BCLK Clock output CLKOUT INT interrupt input NT0 to INT8 (2) NMI interrupt input NMI Key input interrupt input KI0 to KI3 Timer A TA0OUT to TA4OUT TA0IN to TA4IN ZP Timer B TB0IN to TB5IN Three-phase motor control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)	O O O I I I O I I O I I I O I I I O I I I I O I I I I O I I I I O I I I I I O I	XCOUT open. Outputs the BCLK signal. The clock of the same cycle as fC, f8, or f32 is output. Input pins for the INT interrupt. Input pin for the NMI interrupt. Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
BCLK output (3) Clock output CLKOUT INT interrupt input NMI interrupt input Key input interrupt input Timer A TA0OUT to TA4OUT TA0IN to TA4IN ZP Timer B Three-phase motor control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)	O	Outputs the BCLK signal. The clock of the same cycle as fC, f8, or f32 is output. Input pins for the INT interrupt. Input pin for the NMI interrupt. Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
Clock output		The clock of the same cycle as fC, f8, or f32 is output. Input pins for the INT interrupt. Input pin for the NMI interrupt. Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
NT interrupt input		Input pins for the INT interrupt. Input pin for the NMI interrupt. Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
NMI interrupt input	I	Input pin for the NMI interrupt. Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
Input	I	Input pins for the key input interrupt. These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
Key input interrupt input KI0 to KI3 Timer A TA0OUT to TA4OUT TA0IN to TA4IN ZP Timer B TB0IN to TB5IN U, U, V, V, W, W Three-phase motor control output U, U, V, V, W, W Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)	I/O	These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
Interrupt input	I/O	These are timer A0 to timer A4 I/O pins. These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
Timer A		These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
TA0IN to TA4IN ZP Timer B TB0IN to TB5IN Three-phase motor control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)		These are timer A0 to timer A4 input pins. Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
ZP Timer B TB0IN to TB5IN		Input pin for the Z-phase. These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
Timer B TB0IN to TB5IN Three-phase motor control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)	0	These are timer B0 to timer B5 input pins. These are Three-phase motor control output pins.
Three-phase motor control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)	0	These are Three-phase motor control output pins.
control output Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)	I	i i
Serial interface CTS0 to CTS2 RTS0 to RTS2 CLK0 to CLK6 (2)	-	Those are transmit control input nine
RTS0 to RTS2 CLK0 to CLK6 (2)	-	
CLK0 to CLK6 (2)	0	These are receive control output pins.
	1/0	These are transfer clock I/O pins.
	1/0	These are serial data input pins.
RXD0 to RXD2 SIN3 to SIN6 (2)		These are serial data input pins. These are serial data input pins.
TXD0 to TXD2	0	These are serial data output pins.
		These are serial data output pins. These are serial data output pins.
SOUT3 to SOUT6 (2)	_	This is output pin for transfer clock output from multiple pins
CLKS1	0	function.
120 made 00 40 40 00 40	1/0	
I ² C mode SDA0 to SDA2	I/O	These are serial data I/O pins.
SCL0 to SCL2	I/O	These are transfer clock I/O pins. (however, SCL2 for
Defenses MD55		the N-channel open drain output.)
Reference VREF	1	Applies the reference voltage for the A/D converter and D/A
voltage input		converter.
A/D converter AN0 to AN7		Analog input pins for the A/D converter.
AN0_0 to AN0_7		
AN2_0 to AN2_7		
ADTRG	I	This is an A/D trigger input pin.
ANEX0	I/O	This is the extended analog input pin for the A/D converter,
		and is the output in external op-amp connection mode.
ANEX1	I	This is the extended analog input pin for the A/D converter.
D/A converter DA0, DA1	0	These are the output pins for the D/A converter.
10	1	
CAN module CRX0, CRX1 CTX0, CTX1	0	These are the input pins for the CAN module. These are the output pins for the CAN module.

I: Input

O: Output

I/O: Input/Output

- 1. Ask the oscillator maker the oscillation characteristic.
- 2. INT6 to INT8, CLK5, CLK6, SIN5, SIN6, SOUT5, SOUT6 are only in the 128-pin version.
- 3. Not available the bus control pins in T/V-ver..



Table 1.11 Pin Functions (100-pin and 128-pin Versions) (3)

Signal Name	Pin Name	I/O Type	Description
I/O port	P0_0 to P0_7	I/O	8-bit I/O ports in CMOS, having a direction register to select
	P1_0 to P1_7		an input or output.
	P2_0 to P2_7		Each pin is set as an input port or output port. An input port
	P3_0 to P3_7		can be set for a pull-up or for no pull-up in 4-bit unit by
	P4_0 to P4_7		program.
	P5_0 to P5_7		(however P7_1 and P9_1 for the N-channel open drain
	P6_0 to P6_7		output.)
	P7_0 to P7_7		
	P8_0 to P8_4		
	P8_6, P8_7		
	P9_0 to P9_7		
	P10_0 to P10_7		
	P11_0 to P11_7 (1)		
	P12_0 to P12_7 (1)		
	P13_0 to P13_7 (1)		
	P14_0, P14_1 (1)		
Input port	P8_5	I	Input pin for the NMI interrupt.
			Pin states can be read by the P8_5 bit in the P8 register.

I: Input

O: Output

I/O: Input/Output

NOTE:

1. Ports P11 to P14 are only in the 128-pin version.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two register banks.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

The A0 register consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0.

In some instructions, A1 and A0 can be combined for use as a 32-bit address register (A1A0).



2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits. Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

This flag is used exclusively for debugging purpose. During normal use, set to 0.

2.8.3 Zero Flag (Z Flag)

This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.

2.8.4 Sign Flag (S Flag)

This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is 0; register bank 1 is selected when this flag is 1.

2.8.6 Overflow Flag (O Flag)

This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is set to 0 when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0; USP is selected when the U flag is 1.

The U flag is set to 0 when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt request is enabled.

2.8.10 Reserved Area

When white to this bit, write 0. When read, its content is undefined.



3. Memory

Figure 3.1 shows a Memory Map. The address space extends the 1 Mbyte from address 00000h to FFFFFh. The internal ROM is allocated in a lower address direction beginning with address FFFFFh. For example, a 512-Kbyte internal ROM is allocated to the addresses from 80000h to FFFFFh.

As for the flash memory version, 4-Kbyte space (block A) exists in 0F000h to 0FFFFh. 4-Kbyte space is mainly for storing data. In addition to storing data, 4-Kbyte space also can store programs.


The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 31-Kbyte internal RAM is allocated to the addresses from 00400h to 07FFFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The Special Function Registers (SFRs) are allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be accessed by user.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to M16C/60, M16C/20, M16C/Tiny Series Software Manual. In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users.

Use T/V-ver. in single-chip mode. The memory expansion and microprocessor modes cannot be used.



- 1. During memory expansion mode or microprocessor mode, cannot be used.
- 2. In memory expansion mode, cannot be used.
- 3. As for the flash memory version, 4-Kbyte space (block A) exists.
- 4. When using the masked ROM version, write nothing to internal ROM area.
- 5. Shown here is a memory map for the case where the PM10 bit in the PM1 register is 1 (block A enabled, addresses 10000h to 26FFFh for CS2 area) and the PM13 bit in the PM1 register is 1 (internal RAM area is expanded over 192 Kbytes).
- * Not available memory expansion and microprocessor modes in T/V-ver.. And not available external area in T/V-ver..

Figure 3.1 Memory Map



4. Special Function Registers (SFRs)

An SFR (Special Function Register) is a control register for a peripheral function.

Tables 4.1 to 4.16 list the SFR Information.

Table 4.1 SFR Information (1) (5)

Address	Register	Symbol	After Reset
0000h	1 logistor	Symbol	7.113.110001
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0 (1)	PM0	00000000b (CNVSS pin is "L") 00000011b (CNVSS pin is "H") (3)
0005h	Processor Mode Register 1	PM1	00001000b
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	00100000b
0007H	Chip Select Control Register (4)	CSR	00000001b
0009h	Address Match Interrupt Enable Register	AIER	XXXXXX00b
0003H	Protect Register	PRCR	XX000000b
000An	1 Totect Hegister	111011	7//0000000
000Ch	Oscillation Stop Detection Register (2)	CM2	0X00000b
000Dh	Oscillation Stop Detection Register (7)	OWIZ	0/10000000
000Eh	Watchdog Timer Start Register	WDTS	XXh
000En	Watchdog Timer Control Register	WDC	00XXXXXXb
0010h	Watchady Timer Control negister	WDC	00h
0010h	Address Moteb Intervient Degister O	RMAD0	00h
	Address Match Interrupt Register 0	RIVIADO	X0h
0012h			AUII
0013h			00h
0014h	A deluces Metals Internant Descriptor 1	DMAD4	
0015h	Address Match Interrupt Register 1	RMAD1	00h
0016h			X0h
0017h			
0018h			
0019h			
001Ah			
001Bh	Chip Select Expansion Control Register (4)	CSE	00h
001Ch	PLL Control Register 0	PLC0	0001X010b
001Dh			
001Eh	Processor Mode Register 2	PM2	XXX00000b
001Fh			
0020h			XXh
0021h	DMA0 Source Pointer	SAR0	XXh
0022h			XXh
0023h			
0024h			XXh
0025h	DMA0 Destination Pointer	DAR0	XXh
0026h			XXh
0027h			
0028h	DMA0 Transfer Counter	TCR0	XXh
0029h	Bivino Transier Counter	10110	XXh
002Ah			
002Bh			
002Ch	DMA0 Control Register	DM0CON	00000X00b
002Dh			
002Eh			
002Fh			
0030h			XXh
0031h	DMA1 Source Pointer	SAR1	XXh
0032h			XXh
0033h			
0034h			XXh
0035h	DMA1 Destination Pointer	DAR1	XXh
0036h			XXh
0037h			
0038h	DMA4 Transfer Country	TOD4	XXh
0039h	DMA1 Transfer Counter	TCR1	XXh
003Ah		<u> </u>	1
003Bh			
003Ch	DMA1 Control Register	DM1CON	00000X00b
003Dh	2 Control Hogiston	Biii 100N	55550,000
003Eh		-	
003Fh		<u> </u>	1
000111	l .		I

X: Undefined

- 1. Bits PM00 and PM01 in the PM0 register do not change at software reset, watchdog timer reset and oscillation stop detection reset.

 * Effective when memory expansion and microprocessor modes (= Normal-ver.).
- 2. Bits CM20, CM21, and CM27 in the CM2 register do not change at oscillation stop detection reset.
- 3. CNVSS pin = H is not available in T/V-ver.. Do not set a value.
- 4. These registers are not available in T/V-ver.
- 5. Blank spaces are reserved. No access is allowed.



Table 4.2 SFR Information (2) (2)

Address	Register	Symbol	After Reset
0040h	CANO/4 Walso we letoward Control Desister	C01WKIC	VVVVVaaal
0041h 0042h	CANO/1 Wake-up Interrupt Control Register CANO Successful Reception Interrupt Control Register	CORECIC	XXXXX000b
0042fi 0043h		COTRMIC	XXXXX000b XXXXX000b
0043fi 0044h	CANO Successful Transmission Interrupt Control Register INT3 Interrupt Control Register	INT3IC	XX00X000b
	Timer B5 Interrupt Control Register	TB5IC	XX00X000b
0045h	SI/O5 Interrupt Control Register (1)	S5IC	XXXXX000b
	Timer B4 Interrupt Control Register	TB4IC	
0046h	UART1 Bus Collision Detection Interrupt Control Register	U1BCNIC	XXXXX000b
	Timer B3 Interrupt Control Register	TB3IC	
0047h	UARTO Bus Collision Detection Interrupt Control Register	U0BCNIC	XXXXX000b
	CAN1 Successful Reception Interrupt Control Register	C1RECIC	
0048h	SI/O4 Interrupt Control Register	S4IC	XX00X000b
00-1011	INT5 Interrupt Control Register	INT5IC	70,000,0000
	CAN1 Successful Transmission Interrupt Control Register	C1TRMIC	
0049h	SI/O3 Interrupt Control Register	S3IC	XX00X000b
00.0	INT4 Interrupt Control Register	INT4IC	1 70.007.0000
004Ah	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXXX000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXXX000b
004Dh	CANO/1 Error Interrupt Control Register	C01ERRIC	XXXXX000b
	A/D Conversion Interrupt Control Register	ADIC	
004Eh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Fh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
0050h	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
0051h	UARTO Transmit Interrupt Control Register	S0TIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	Timer A0 Interrupt Control Register	TA0IC	XXXXX000b
0056h	Timer A1 Interrupt Control Register	TA1IC	XXXXX000b
0057h	Timer A2 Interrupt Control Register	TA2IC	
11/600	INT7 Interrupt Control Register (1)	INT7IC	XX00X000b
0058h	Timer A3 Interrupt Control Register	TA3IC	YYDDYDDD
	INT6 Interrupt Control Register (1)	INT6IC	XX00X000b
0059h	Timer A4 Interrupt Control Register	TA4IC	XXXXX000b
005Ah	Timer B0 Interrupt Control Register	TB0IC	XXXXX000b
UUUAII	SI/O6 Interrupt Control Register (1)	S6IC	7777700D
005Bh	Timer B1 Interrupt Control Register	TB1IC	XX00X000b
	INT8 Interrupt Control Register (1)	INT8IC	
005Ch	Timer B2 Interrupt Control Register	TB2IC	XXXXX000b
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Fh	INT2 Interrupt Control Register	INT2IC	XX00X000b
0060h			XXh
0061h			XXh
0062h	CAN0 Message Box 0: Identifier / DLC		XXh
0063h			XXh
0064h			XXh
0065h		1	XXh
0066h			XXh
0067h			XXh
0068h 0069h			XXh XXh
	CAN0 Message Box 0: Data Field	 	
006Ah 006Bh	- -		XXh
006Ch			XXh XXh
006Ch 006Dh		 	
006Dh			XXh
			XXh
	CAN0 Message Box 0: Time Stamp		VVh
006Fh	CAN0 Message Box 0: Time Stamp		XXh
006Fh 0070h	CAN0 Message Box 0: Time Stamp		XXh
006Fh 0070h 0071h			XXh XXh
006Fh 0070h 0071h 0072h	CAN0 Message Box 0: Time Stamp CAN0 Message Box 1: Identifier / DLC		XXh XXh XXh
006Fh 0070h 0071h 0072h 0073h			XXh XXh XXh XXh
006Fh 0070h 0071h 0072h 0073h 0074h			XXh XXh XXh XXh XXh
006Fh 0070h 0071h 0072h 0073h 0074h 0075h			XXh XXh XXh XXh XXh XXh XXh
006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h			XXh XXh XXh XXh XXh XXh XXh XXh XXh
006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h			XXh
006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h	CAN0 Message Box 1: Identifier / DLC		XXh
006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0079h			XXh
006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0079h	CAN0 Message Box 1: Identifier / DLC		XXh
006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0078h 007Ah	CAN0 Message Box 1: Identifier / DLC		XXh
006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0079h 007Ah 007Ah 007Bh	CAN0 Message Box 1: Identifier / DLC		XXh
006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0078h 007Ah	CAN0 Message Box 1: Identifier / DLC		XXh

- These registers exist only in the 128-pin version.
 Blank spaces are reserved. No access is allowed.

Table 4.3 SFR Information (3)

Address	Register	Symbol	After Reset
0080h	. rogisto:	5,56.	XXh
0081h			XXh
0082h	CANOMA A PROPERTY OF THE STREET OF THE STREE		XXh
0083h	CAN0 Message Box 2: Identifier / DLC		XXh
0084h			XXh
0085h			XXh
0086h			XXh
0087h			XXh
0088h			XXh
0089h	CANO Massace Day Or Data Field		XXh
008Ah	CAN0 Message Box 2: Data Field		XXh
008Bh			XXh
008Ch			XXh
008Dh			XXh
008Eh	CAN0 Message Box 2: Time Stamp		XXh
008Fh	CANO Message Box 2. Time Stamp		XXh
0090h			XXh
0091h			XXh
0092h	CAN0 Message Box 3: Identifier / DLC		XXh
0093h	Onivo ivicasaye Dox 3. Idelillile! / DLC		XXh
0094h			XXh
0095h			XXh
0096h			XXh
0097h			XXh
0098h			XXh
0099h	CAN0 Message Box 3: Data Field		XXh
009Ah	CANO Message Box 3. Data Field		XXh
009Bh			XXh
009Ch			XXh
009Dh			XXh
009Eh	CAN0 Message Box 3: Time Stamp		XXh
009Fh	OANO Message Box 3. Time diamp		XXh
00A0h			XXh
00A1h			XXh
00A2h	CAN0 Message Box 4: Identifier / DLC		XXh
00A3h	Of the Message Box 4. Identifier / BEO		XXh
00A4h			XXh
00A5h			XXh
00A6h			XXh
00A7h			XXh
00A8h			XXh
00A9h	CAN0 Message Box 4: Data Field		XXh
00AAh	or into moodage box in balantona		XXh
00ABh			XXh
00ACh			XXh
00ADh			XXh
00AEh	CAN0 Message Box 4: Time Stamp		XXh
00AFh			XXh
00B0h			XXh
00B1h			XXh
00B2h	CAN0 Message Box 5: Identifier / DLC		XXh
00B3h			XXh
00B4h			XXh
00B5h			XXh
00B6h			XXh
00B7h			XXh
00B8h			XXh
00B9h	CAN0 Message Box 5: Data Field		XXh
00BAh	-		XXh
00BBh			XXh
00BCh			XXh
00BDh		<u> </u>	XXh
00BEh 00BFh	CAN0 Message Box 5: Time Stamp		XXh
. UUUKEN			XXh



Table 4.4 SFR Information (4)

Address	Register	Symbol	After Reset
00C0h	<u> </u>		XXh
00C1h			XXh
00C2h	CAN0 Message Box 6: Identifier / DLC		XXh
00C3h	OANO Message box 6. Identifier / DEG		XXh
00C4h			XXh
00C5h			XXh
00C6h		L	XXh
00C7h		L	XXh
00C8h		_	XXh
00C9h	CAN0 Message Box 6: Data Field		XXh
00CAh			XXh
00CBh			XXh
00CCh			XXh
00CDh			XXh
00CEh	CAN0 Message Box 6: Time Stamp		XXh
00CFh	γ		XXh
00D0h			XXh
00D1h			XXh
00D2h	CAN0 Message Box 7: Identifier / DLC		XXh
00D3h			XXh
00D4h			XXh
00D5h		1	XXh
00D6h			XXh
00D7h			XXh
00D8h			XXh
00D9h	CAN0 Message Box 7: Data Field		XXh
00DAh			XXh
00DBh			XXh
00DCh			XXh XXh
00DDh			XXh
00DEh 00DFh	CAN0 Message Box 7: Time Stamp		XXh
			XXh
00E0h			XXh
00E1h 00E2h			XXh
00E3h	CAN0 Message Box 8: Identifier / DLC		XXh
00E3H			XXh
00E5h		1 F	XXh
00E6h			XXh
00E7h			XXh
00E8h			XXh
00E9h			XXh
00EAh	CAN0 Message Box 8: Data Field		XXh
00EBh			XXh
00ECh			XXh
00EDh			XXh
00EEh	CANO Marrora Brook Time Ci		XXh
00EFh	CAN0 Message Box 8: Time Stamp		XXh
00F0h			XXh
00F1h			XXh
00F2h	CANO Massacra Bass Co. Idantificar / DI C		XXh
00F3h	CAN0 Message Box 9: Identifier / DLC		XXh
00F4h			XXh
00F5h		<u> </u>	XXh
00F6h			XXh
00F7h		Γ	XXh
00F8h		Γ	XXh
00F9h	CAN0 Message Box 9: Data Field	Γ	XXh
00FAh	Onivo ivicosayo Dux 3. Dala Fielu		XXh
00FBh			XXh
00FCh			XXh
00FDh			XXh
00FEh	CAN0 Message Box 9: Time Stamp	L	XXh
00FFh	Ortivo micooage box 9. Time otamp		XXh
X: Undefin			

Table 4.5 SFR Information (5)

Address	Register	Symbol	After Reset
0100h			XXh
0101h			XXh
0102h	CANO Massage Pay 10: Identifier / DLC		XXh
0103h	CAN0 Message Box 10: Identifier / DLC		XXh
0104h			XXh
0105h			XXh
0106h			XXh
0107h			XXh
0108h			XXh
0109h	CAN0 Message Box 10: Data Field		XXh
010Ah	OANO Message Box 10. Data Fleid		XXh
010Bh			XXh
010Ch			XXh
010Dh			XXh
010Eh	CAN0 Message Box 10: Time Stamp		XXh
010Fh	OANO Message Box 10. Time Stamp		XXh
0110h			XXh
0111h			XXh
0112h	CAN0 Message Box 11: Identifier / DLC		XXh
0113h	OANO Message Box 11. Identifier / BLO		XXh
0114h			XXh
0115h			XXh
0116h			XXh
0117h			XXh
0118h			XXh
0119h	CAN0 Message Box 11: Data Field		XXh
011Ah	CANO Message Box 11. Data Field		XXh
011Bh			XXh
011Ch			XXh
011Dh			XXh
011Eh	CAN0 Message Box 11: Time Stamp		XXh
011Fh	OANO Message Box 11. Time Stamp		XXh
0120h			XXh
0121h			XXh
0122h	CAN0 Message Box 12: Identifier / DLC		XXh
0123h	OANO Message Dox 12. Identifier / DLC		XXh
0124h			XXh
0125h			XXh
0126h			XXh
0127h			XXh
0128h			XXh
0129h	CAN0 Message Box 12: Data Field		XXh
012Ah	Onto moodage Don 12. Data Floid		XXh
012Bh			XXh
012Ch			XXh
012Dh			XXh
012Eh	CAN0 Message Box 12: Time Stamp		XXh
012Fh	5. 1.15 III.555ago Dox 12. Timo otamp		XXh
0130h			XXh
0131h			XXh
0132h	CAN0 Message Box 13: Identifier / DLC		XXh
0133h	J. 1.13 III-33ago Dox 10. Idolitillol / DEO		XXh
0134h			XXh
0135h			XXh
0136h			XXh
0137h			XXh
0138h			XXh
0139h	CAN0 Message Box 13: Data Field		XXh
013Ah			XXh
013Bh			XXh
013Ch			XXh
013Dh			XXh
013Eh	CAN0 Message Box 13: Time Stamp		XXh
013Fh	Onivo Message Dox 13. Time Stamp		XXh
X: Undefine	-1		

Table 4.6 SFR Information (6) (1)

1410	Address	Register	Symbol	After Reset
0.142h	0140h			XXh
March Marc				
19-85		CAN0 Message Box 14: Identifier /DLC		
1945 XXh		•		
1946 XXh				
1947 1948				
OLAND CANO Message Box 14: Data Field				
0.144h 1.14 1.2				
1948		CANO Magaza Bay 14: Data Field		
1940 1940	014Ah	CANO Message Box 14. Data Fleid		
OHADD OHAD				
O14Eh				
Old-				
O150h O151h O152h O152		CAN0 Message Box 14: Time Stamp		
O152h O152				
O152h O153h O155h O155				
O152h		041044		
1954h 1956h 1957h 1957h 1957h 1958h 1958		CANU Message Box 15: Identifier /DLC		XXh
March Marc	0154h			
O157h O158h O158h O159h O158h O168h O168				
O158h O168h O168			- - -	
O159h O158h O156h O158h O156h O158h O156h O159h O150h O159h O150h O159h O150h O159h O159h O159h O159h O159h O169h O169h O160h O161h O169h O169h O166h O168h O168h O168h O168h O168h O168h O168h O168h O168h O169h O166h O169h O166h O170h O170				
CANO Message Box 15: Data Field				
State		CAN0 Message Box 15: Data Field		
State				
O15Dh O15Eh O15Fh O15Fh O16Ph O17Ph O17P				
O15Eh O15Fh O15Fh O15Fh O15Fh O15Fh O160h O160				XXh
O15Fh O160h O160	015Eh	CANO Message Box 15: Time Stamp		
O161h O162h O162h O162h O162h O162h O162h O162h O166h O170h O170h O170h O177h O178h O178h O178h O178h O178h O178h O178h O178h O178h O176h O176	015Fh	Oraro Micosage Dox 10. Time Otamp		
O162h O163h O164h O165h O165h O166h O167h O168h O166h O177h O173h O173h O173h O175h O176h O177h O178h O178			- - -	
Official				
O164h O165h O167h O167h O167h O167h O169h O169h O169h O169h O166h O170h O179h O179		CAN0 Global Mask Register	C0GMR -	
O165h O166h O167h O168h O169h O169h O169h O168h O170h O171h O172h O173h O175h O177h O178h O177h O178h O179h O179h O179h O178h O178				
O166h O167h O168h O168h O16Ah O16Ah O16Ch O16Ch O16Ch O170h O177h O178h O178h O178h O178h O178h O178h O178h O176h O176h O176h O176h O176h O178h O178h O178h O176h O176h O176h O176h O176h O178h O178				
O167h O168h O169h O160h O160h O160h O160h O170h O171h O173h O173h O173h O178h O178				
0168h CANO Local Mask A Register COLMAR XXh 016Ah XXh XXh 016Bh XXh XXh 016Ch XXh XXh 016Ch XXh XXh 016Eh XXh XXh 016Fh XXh XXh 0170h XXh XXh 0171h XXh XXh 0172h XXh XXh 0173h XXh XXh 0173h XXh XXh 0175h XXh XXh 0176h XXh XXh 0177h XXh XXh 0178h XXh XXh 0179h XXh XXh 0170h XXh XXh 0170h <t< td=""><td></td><td></td><td></td><td>XXh</td></t<>				XXh
10169h	0168h	CANO Local Mask A Register	COLMAR	
016Bh 016Ch 016Dh XXh 016Eh XXh 016Fh XXh 0170h XXh 0171h XXh 0172h XXh 0173h XXh 0174h XXh 0175h XXh 0176h XXh 0177h XXh 0178h XXh 0179h XXh 017Bh XXh 017Ch XXh 017Dh XXh 017Eh XXh XXh XXh		Chito Looki Madich Hogistol	OULIVIAIT	
O16Ch O16Dh O16Eh O16Fh O170h O170h O179h O178h O179h O176h O176				
016Dh 016Eh 016Fh XXh XXh 0170h XXh XXh XXh 0171h XXh XXh XXh 0172h XXh XXh XXh 0173h Image: Control of the				
016Eh 016Fh 0170h CANO Local Mask B Register XXh XXh XXh 0171h 0172h 0173h 0173h 0175h 0176h 0177h 0178h 0179h 0179h 0178h 0177h 0178h 0177h 0177h 0177h 0177h 0177h 0177h □ □ 0179h 0177h 0177h 0177h 0177h 0177h 0177h 0177h □ □ 0177h 0177h 0177h 0177h □ □ 0177h 0177h □ □ 0177h 0177h □ □ 0177h 0177h □ □ 0177h 0177h □ □ 0177h 017Ch 017Dh □ □ 0177h □ □ 0178h □ □ 0179h □ □ 0170h □ □				
016Fh CANO Local Mask B Hegister XXh 0170h XXh 0171h XXh 0172h XXh 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0178h 017Bh 017Bh 017Ch 017Dh 017Dh 017Dh 017Eh 017Dh				
0170h XXh 0171h XXh 0172h XXh 0173h San		CAN0 Local Mask B Register	C0LMBR -	
0171h XXh 0172h XXh 0173h XXh 0174h XXh 0175h XXh 0176h XXh 0177h XXh 0178h XXh 0179h XXh 0179h XXh 017Ah XXh 017Bh XXh 017Ch XXh 017Dh XXh 017Eh XXh				
0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Eh				
0174h 0175h 0176h 0177h 0178h 0179h 017Ah 017Ah 017Ah 017Ah 017Bh 017Ch 017Dh 017Ch				
0175h 0176h 0177h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Dh				
0176h 0177h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Dh 017Eh				
0177h 0178h 0179h 017Ah 017Ah 017Bh 017Ch 017Dh 017Eh				
0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Eh				
0179h 017Ah 017Bh 017Ch 017Dh 017Eh			+	
017Ah 017Bh 017Ch 017Dh 017Eh				
017Bh			+	
017Ch 017Dh 017Eh				
017Dh				
017Fh				
	017Fh			

NOTE:

Blank spaces are reserved. No access is allowed.

Table 4.7 SFR Information (7) (2)

Address	Register	Symbol	After Reset
0180h		•	
0181h			
0182h			
0183h			
0184h 0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh 018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			
0197h			
0198h 0199h			
0199h			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h			
01A1h			
01A2h 01A3h			
01A3h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh 01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h			
01B3h			
01B4h	Flack Manager Combrel Deviator 4 (1)	EMD4	OVOOVYOV!
01B5h	Flash Memory Control Register 1 (1)	FMR1	0X00XX0Xb
01B6h 01B7h	Flash Memory Control Register 0 (1)	FMR0	00000001b
01B7h	riash Memory Control negister 0 1/2	TIVINO	0000001B
01B9h	Address Match Interrupt Register 2	RMAD2	00h
01BAh			X0h
01BBh	Address Match Interrupt Enable Register 2	AIER2	XXXXXX00b
01BCh			00h
01BDh	Address Match Interrupt Register 3	RMAD3	00h
01BEh			X0h
01BFh			
X: Undefine	and the state of t		

- NOTES:

 1. These registers are included in the flash memory version. Cannot be accessed by users in the mask ROM version.

 2. Blank spaces are reserved. No access is allowed.



Table 4.8 SFR Information (8) (3)

Address	Register	Symbol	After Reset
01C0h	Timer B3, B4, B5 Count Start Flag	TBSR	000XXXXXb
01C0h	Timer b3, b4, b5 Count Start Flag	IBSR	OOOAAAAD
01C1h			XXh
	Timer A1-1 Register	TA11	XXh
01C3h	-		XXh
01C4h	Timer A2-1 Register	TA21	XXh
01C5h 01C6h	-		XXh
	Timer A4-1 Register	TA41	XXh
01C7h	Three Dhace DWM Control Decistor 0	INVC0	00h
01C8h	Three-Phase PWM Control Register 0 Three-Phase PWM Control Register 1	INVC1	00h
01C9h	Three-Phase Output Buffer Register 0	IDB0	00111111b
01CAh	Three-Phase Output Buffer Register 0 Three-Phase Output Buffer Register 1	IDB0	00111111b
01CBh	Dead Time Timer	DTT	
01CCh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XXh XXh
01CDh	Timer bz interrupt Generation Frequency Set Counter	ICTB2	AAII
01CEh	Intervient Course Coloct Desister 0	IFSR2	X0000000b
01CFh	Interrupt Source Select Register 2	IF5R2	
01D0h	Timer B3 Register	TB3	XXh
01D1h	-		XXh
01D2h	Timer B4 Register	TB4	XXh
01D3h	-		XXh
01D4h	Timer B5 Register	TB5 —	XXh XXh
01D5h	CI/OC Transmit/Danning Daniston (1)	CCTDD	
01D6h	SI/O6 Transmit/Receive Register (1)	S6TRR	XXh
01D7h	01/00 0 - 1 - 1 D - 1 - 1 - 1 (1)	200	040000001
01D8h	SI/O6 Control Register (1)	S6C	0100000b
01D9h	SI/O6 Bit Rate Register (1)	S6BRG	XXh
01DAh	SI/O3, 4, 5, 6 Transmit/Receive Register (2)	S3456TRR	XXXX0000b
01DBh	Timer B3 Mode Register	TB3MR	00XX0000b
01DCh	Timer B4 Mode Register	TB4MR	00XX0000b
01DDh	Timer B5 Mode Register	TB5MR	00XX0000b
01DEh	Interrupt Source Select Register 0	IFSR0	00h
01DFh	Interrupt Source Select Register 1	IFSR1	00h
01E0h	SI/O3 Transmit/Receive Register	S3TRR	XXh
01E1h	01/00 0 1 1 5 1 1		0.4.0.0.0.0.0.1
01E2h	SI/O3 Control Register	S3C	0100000b
01E3h	SI/O3 Bit Rate Register	S3BRG	XXh
01E4h	SI/O4 Transmit/Receive Register	S4TRR	XXh
01E5h	0//04 0 1 1 1 5 1 1	1010	0.4.0.0.0.0.0.1
01E6h	SI/O4 Control Register	S4C	0100000b
01E7h	SI/O4 Bit Rate Register	S4BRG	XXh
01E8h	SI/O5 Transmit/Receive Register (1)	S5TRR	XXh
01E9h	0//07 0 1 1 7 1 1 1 1/4		
01EAh	SI/O5 Control Register (1)	S5C	0100000b
01EBh	SI/O5 Bit Rate Register (1)	S5BRG	XXh
01ECh	UARTO Special Mode Register 4	U0SMR4	00h
01EDh	UARTO Special Mode Register 3	U0SMR3	000X0X0Xb
01EEh	UARTO Special Mode Register 2	U0SMR2	X000000b
01EFh	UARTO Special Mode Register	UOSMR	X000000b
01F0h	UART1 Special Mode Register 4	U1SMR4	00h
01F1h	UART1 Special Mode Register 3	U1SMR3	000X0X0Xb
01F2h	UART1 Special Mode Register 2	U1SMR2	X000000b
01F3h	UART1 Special Mode Register	U1SMR	X000000b
01F4h	UART2 Special Mode Register 4	U2SMR4	00h
01F5h	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
01F6h	UART2 Special Mode Register 2	U2SMR2	X000000b
01F7h	UART2 Special Mode Register	U2SMR	X000000b
01F8h	UART2 Transmit/Receive Mode Register	U2MR	00h
01F9h	UART2 Bit Rate Register	U2BRG	XXh
01FAh	UART2 Transmit Buffer Register	U2TB —	XXh
01FBh	•		XXh
01FCh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
01FDh	UART2 Transmit/Receive Control Register 1	U2C1	0000010b
01FEh	UART2 Receive Buffer Register	U2RB	XXh
01FFh	OATTZ Heceive Dullet Hegistel	UZNB	XXh
X: Undefine			<u> </u>

- These registers exist only in the 128-pin version.
 Bits S5TRF and S6TRF in the S3456TRR register are used in the 128-pin version.
 Blank spaces are reserved. No access is allowed.

Table 4.9 SFR Information (9)

Address	Register	Symbol	After Reset
			00h
0200h	CAN0 Message Control Register 0 CAN0 Message Control Register 1	C0MCTL0 C0MCTL1	00h
0201h	CANO Message Control Register 2	COMCTL1	00h
0202h	CANO Message Control Register 2 CANO Message Control Register 3	COMCTL2	00h
0203h	CANO Message Control Register 4	COMCTL3	00h
0204h	CANO Message Control Register 5	COMCTL4	00h
0205h	ů č		
0206h	CANO Message Control Register 6	COMCTL6	00h
0207h	CANO Message Control Register 7	COMCTL7	00h
0208h	CANO Message Control Register 8	COMCTL8	00h
0209h	CANO Message Control Register 9	COMCTL9	00h
020Ah	CANO Message Control Register 10	COMCTL10	00h
020Bh	CANO Message Control Register 11	C0MCTL11	00h
020Ch	CANO Message Control Register 12	C0MCTL12	00h
020Dh	CANO Message Control Register 13	C0MCTL13	00h
020Eh	CAN0 Message Control Register 14	C0MCTL14	00h
020Fh	CAN0 Message Control Register 15	C0MCTL15	00h
0210h	CANO Control Register	C0CTLR	X000001b
0211h	On the Control Flegister	OOOTEIT	XX0X0000b
0212h	CAN0 Status Register	C0STR	00h
0213h	Ornivo Otatao Hegister	000111	X0000001b
0214h	CANO Slot Status Register	COSSTR	00h
0215h	Onivo olot otatus riegistei	00001h	00h
0216h	CAN0 Interrupt Control Register	COICR	00h
0217h	OANO IIILEITUPI COITIIOI NEGISLEI	CUICH	00h
0218h	CANO Extended ID Pogister	COIDR	00h
0219h	CAN0 Extended ID Register	COIDR	00h
021Ah	OANO Oceanies - Devictor	OOOOND	XXh
021Bh	CAN0 Configuration Register	C0CONR	XXh
021Ch	CANO Receive Error Count Register	C0RECR	00h
021Dh	CAN0 Transmit Error Count Register	C0TECR	00h
021Eh	<u> </u>		00h
021Fh	CAN0 Time Stamp Register	C0TSR	00h
0220h	CAN1 Message Control Register 0	C1MCTL0	00h
0221h	CAN1 Message Control Register 1	C1MCTL1	00h
0222h	CAN1 Message Control Register 2	C1MCTL2	00h
0223h	CAN1 Message Control Register 3	C1MCTL3	00h
0224h	CAN1 Message Control Register 4	C1MCTL4	00h
0225h	CAN1 Message Control Register 5	C1MCTL5	00h
0226h	CAN1 Message Control Register 6	C1MCTL6	00h
0227h	CAN1 Message Control Register 7	C1MCTL7	00h
022711 0228h	CAN1 Message Control Register 8	C1MCTL8	00h
0229h	CAN1 Message Control Register 9	C1MCTL9	00h
0229H	CAN1 Message Control Register 10	C1MCTL9	00h
			00h
022Bh	CAN1 Message Control Register 11 CAN1 Message Control Register 12	C1MCTL12	00h
022Ch		C1MCTL12	
022Dh	CAN1 Message Control Register 13	C1MCTL13	00h
022Eh	CAN1 Message Control Register 14	C1MCTL14	00h
022Fh	CAN1 Message Control Register 15	C1MCTL15	00h
0230h	CAN1 Control Register	C1CTLR	X000001b
0231h	<u> </u>		XX0X0000b
0232h	CAN1 Status Register	C1STR	00h
0233h	<u> </u>		X000001b
0234h	CAN1 Slot Status Register	C1SSTR	00h
0235h			00h
0236h	CAN1 Interrupt Control Register	C1ICR	00h
0237h			00h
0238h	CAN1 Extended ID Register	C1IDR	00h
0239h	5.111 E.M.S. add ID Hogiston	J.1.5.1	00h
023Ah	CAN1 Configuration Register	C1CONR	XXh
023Bh	O/NYT Comiguration register	OTOONIN	XXh
023Ch	CAN1 Receive Error Count Register	C1RECR	00h
023Dh	CAN1 Transmit Error Count Register	C1TECR	00h
023Eh	CANA Time Stemp Register	CITED	00h
023Fh	CAN1 Time Stamp Register	C1TSR	00h
X: Undefine			

Table 4.10 SFR Information (10) (1)

Address	Register	Symbol	After Reset
0240h	1.09.0101	- Cy) into: 110001
0241h			
0242h	CANDA . File C I B. i .	00450	XXh
0243h	CAN0 Acceptance Filter Support Register	C0AFS	XXh
0244h	CANA Assentance Filter Cunnert Devictor	C1AFS	XXh
0245h	CAN1 Acceptance Filter Support Register	CIAFS	XXh
0246h			
0247h			
0248h			
0249h			
024Ah			
024Bh			
024Ch 024Dh			
024Eh			
024Fh			
0250h			
0251h			
0252h			
0253h			
0254h			
0255h			
0256h			
0257h			
0258h			
0259h			
025Ah			
025Bh 025Ch			
025Dh			
025Eh	Peripheral Clock Select Register	PCLKR	00h
025Fh	CAN0/1 Clock Select Register	CCLKR	00h
0260h			XXh
0261h			XXh
0262h	CAN1 Message Box 0: Identifier / DLC		XXh
0263h	ONIT Moddago Dox o. Idontinor / DEG		XXh
0264h			XXh
0265h			XXh
0266h			XXh
0267h			XXh XXh
0268h 0269h			XXh
0269f1 026Ah	CAN1 Message Box 0: Data Field		XXh
026Bh			XXh
026Ch			XXh
026Dh			XXh
026Eh	CANA Maccaga Pay O'Tima Stamp		XXh
026Fh	CAN1 Message Box 0:Time Stamp		XXh
0270h			XXh
0271h			XXh
0272h	CAN1 Message Box 1: Identifier / DLC		XXh
0273h	·		XXh
0274h			XXh
0275h			XXh
0276h 0277h			XXh XXh
0277h 0278h			XXh
0279h			XXh
027Ah	CAN1 Message Box 1: Data Field		XXh
027Bh			XXh
027Ch			XXh
027Dh			XXh
027Eh	CAN1 Message Box 1:Time Stamp		XXh
027Fh	Onthe Micosage Dox 1. Time Clamp		XXh

NOTE:

Blank spaces are reserved. No access is allowed.

Table 4.11 SFR Information (11)

Address	Register	Symbol	After Reset
0280h	. togoto.	3,	XXh
0281h			XXh
0282h	0.004.4		XXh
0283h	CAN1 Message Box 2: Identifier / DLC		XXh
0284h			XXh
0285h			XXh
0286h			XXh
0287h			XXh
0288h			XXh
0289h			XXh
028Ah	CAN1 Message Box 2: Data Field		XXh
028Bh			XXh
028Ch			XXh
028Dh			XXh
028Eh			XXh
028Fh	CAN1 Message Box 2: Time Stamp		XXh
0290h			XXh
0291h			XXh
0292h			XXh
0293h	CAN1 Message Box 3: Identifier / DLC		XXh
0294h			XXh
0294H			XXh
0295h		 	XXh
0297h			XXh
			XXh
0298h			XXh
0299h	CAN1 Message Box 3: Data Field		XXh
029Ah 029Bh			XXh
			XXh
029Ch			XXh
029Dh			XXh
029Eh	CAN1 Message Box 3: Time Stamp		XXh
029Fh			XXh
02A0h			XXh
02A1h			XXh
02A2h	CAN1 Message Box 4: Identifier / DLC		XXh
02A3h			XXh
02A4h			XXh
02A5h			XXh
02A6h			XXh
02A7h			XXh
02A8h			
02A9h	CAN1 Message Box 4: Data Field		XXh
02AAh	-		XXh
02ABh			XXh
02ACh			XXh
02ADh			XXh
02AEh	CAN1 Message Box 4: Time Stamp		XXh
02AFh	· · · · · · · · · · · · · · · · · · ·		XXh
02B0h			XXh
02B1h			XXh
02B2h	CAN1 Message Box 5: Identifier / DLC		XXh
02B3h			XXh
02B4h			XXh
02B5h			XXh
02B6h			XXh
02B7h			XXh
02B8h			XXh
02B9h	CAN1 Message Box 5: Data Field		XXh
02BAh	1		XXh
02BBh			XXh
02BCh			XXh
02BDh			XXh
02BEh	CAN1 Message Box 5: Time Stamp		XXh
02BFh	Orari mossage box o. Time stamp	1	XXh

Table 4.12 SFR Information (12)

Address	Register	Symbol	After Reset
02C0h			XXh
02C1h			XXh
02C2h	CAN1 Message Box 6: Identifier / DLC		XXh XXh
02C3h 02C4h			XXh
02C4f1			XXh
02C6h			XXh
02C7h			XXh
02C8h			XXh
02C9h	CAN1 Message Box 6: Data Field		XXh
02CAh	Onter Message Box 6. Bata Field		XXh
02CBh			XXh
02CCh			XXh
02CDh			XXh XXh
02CEh 02CFh	CAN1 Message Box 6: Time Stamp		XXh
02D0h			XXh
02D1h			XXh
02D2h	CANIA Massacra Box 7: Identifier / DI C		XXh
02D3h	CAN1 Message Box 7: Identifier / DLC		XXh
02D4h			XXh
02D5h			XXh
02D6h			XXh
02D7h			XXh XXh
02D8h			XXh
02D9h 02DAh	CAN1 Message Box 7: Data Field		XXh
02DAI1			XXh
02DCh			XXh
02DDh			XXh
02DEh	CAN1 Message Box 7: Time Stamp		XXh
02DFh	OANT Message Box 7. Time Stamp		XXh
02E0h			XXh
02E1h			XXh XXh
02E2h 02E3h	CAN1 Message Box 8: Identifier / DLC		XXh
02E3H			XXh
02E5h			XXh
02E6h			XXh
02E7h			XXh
02E8h			XXh
02E9h	CAN1 Message Box 8: Data Field		XXh
02EAh	ŭ		XXh
02EBh			XXh XXh
02ECh 02EDh			XXh
02EEh	OANIA BOTO		XXh
02EFh	CAN1 Message Box 8: Time Stamp		XXh
02F0h			XXh
02F1h			XXh
02F2h	CAN1 Message Box 9: Identifier / DLC		XXh
02F3h			XXh
02F4h			XXh
02F5h 02F6h			XXh XXh
02F6h			XXh
02F8h			XXh
02F9h	CANIA Massage Rev Or Deta Field		XXh
02FAh	CAN1 Message Box 9: Data Field		XXh
02FBh			XXh
02FCh			XXh
02FDh			XXh
02FEh	CAN1 Message Box 9: Time Stamp		XXh
02FFh	•		XXh

Table 4.13 SFR Information (13)

Address	Register	Symbol	After Reset
0300h	Togotor	Symbol	XXh
0301h			XXh
0302h	CANIA Manager Broad At Manager at A DI C		XXh
0303h	CAN1 Message Box 10: Identifier / DLC		XXh
0304h			XXh
0305h			XXh
0306h			XXh
0307h			XXh
0308h			XXh
0309h	CAN1 Message Box 10: Data Field		XXh
030Ah	CANT Message box 10. Data Fleid		XXh
030Bh			XXh
030Ch			XXh
030Dh			XXh
030Eh	CAN1 Message Box 10: Time Stamp		XXh
030Fh	OANT Message box 10. Time stamp		XXh
0310h			XXh
0311h			XXh
0312h	CAN1 Message Box 11: Identifier / DLC		XXh
0313h	O/WY Wessage Box 11. Identifier / BEO		XXh
0314h			XXh
0315h			XXh
0316h			XXh
0317h			XXh
0318h			XXh
0319h	CAN1 Message Box 11: Data Field		XXh
031Ah	OANT Wessage Dox 11. Data Fleid		XXh
031Bh			XXh
031Ch			XXh
031Dh			XXh
031Eh	CAN1 Message Box 11: Time Stamp		XXh
031Fh	Oracl Moddago Box 11. Time damp		XXh
0320h			XXh
0321h			XXh
0322h	CAN1 Message Box 12: Identifier / DLC		XXh
0323h	Of the Moodago Box 12. Idontino / BEO		XXh
0324h			XXh
0325h			XXh
0326h			XXh
0327h			XXh
0328h			XXh
0329h	CAN1 Message Box 12: Data Field		XXh
032Ah			XXh
032Bh			XXh
032Ch			XXh
032Dh			XXh
032Eh	CAN1 Message Box 12: Time Stamp		XXh
032Fh	<u> </u>		XXh
0330h			XXh
0331h			XXh
0332h	CAN1 Message Box 13: Identifier / DLC		XXh
0333h	-		XXh
0334h			XXh
0335h			XXh
0336h			XXh
0337h			XXh
0338h			XXh XXh
0339h	CAN1 Message Box 13: Data Field		
033Ah			XXh XXh
033Bh			
033Ch			XXh XXh
033Dh			
033Eh 033Fh	CAN1 Message Box 13: Time Stamp		XXh XXh
X: Undefine		l L	۸۸۱۱

Table 4.14 SFR Information (14) (1)

3341h 3942h 3942	Address	Register	Symbol	After Reset
GAVIT GAVI				
CAN1 Message Box 14: Identifier / DLC XXh				
CANT Message Box 14: Data Field XXh XXh		CANIA Magazara Roy 14: Identificar / DLC		XXh
3946h 3947h 3948h 3948	0343h	CANT Message Box 14. Identifier / DLC		
3946h 3947h 3948h 3958h 3958				
3947h 3948h 3948	0345h			
CAN1 Message Box 14: Data Field				
CAN1 Message Box 14: Data Field				
March Marc				
CAN1 Message Box 15: Identifier / DLC		CAN1 Message Box 14: Data Field		
334Ch 334Ch 334Ch 334Ch 335Ch 335C				
334Eh 334Eh 334Eh 334Eh 335H 335				
GASE CAN1 Message Box 14: Time Stamp				
Mark Message Box 14: Time stamp XXh XXh				
335th 335t		CAN1 Message Box 14: Time Stamp		
3351h 3352h 33534h 335				
3352h 3352h 3353h 3353				
3354h 3354h 3356h 3358h 3356h 3358h 3356h 3358h 3356h 3356				
3354h 3354h 3358h 3359h 3379h 3379		CAN1 Message Box 15: Identifier / DLC		
XXh				
3356h 3358h 3358				
XXh XXh XXh				
CAN1 Message Box 15: Data Field XXh				
CAN1 Message Box 15: Data Field				
CAN1 Message Box 15: Data Field XXh		OANIA Marrora Book English		
335Bh 235Ch 235C		CAN1 Message Box 15: Data Field		
335Ch 335C				XXh
035Dh 035Eh 035Eh 036Dh 036Dh 036Dh 036Bh 037Bh 037B				
O35Fh O360h O362h O363h O363	035Dh			
3360h 3361h 3363h 3364h 3363h 3368h 3378h 3378	035Eh	CAN1 Massaga Boy 15: Timo Stamp		
CAN1 Global Mask Register		CANT Message box 15. Time Stamp		
CAN1 Global Mask Register C1GMR				
O363h O364h O365h O365h O365h O365h O365h O366h O367h O368h O370h O371h O372h O373h O373h O373h O374h O375h O376h O378h O378				
O363h O365h O365h O365h O365h O366h O369h O369		CAN1 Global Mask Register	C1GMR	
O365h O366h O367h O368h O369h O369h O369h O369h O368h O369h O368h O369h O368h O368h O368h O368h O368h O368h O368h O368h O368h O371h O371h O373h O374h O375h O378h O377h O378h O378				
O366h O367h O368h O369h O368h O370h O371h O372h O373h O374h O375h O376h O378h O378				
O367h O368h O369h O369h O369h O368h O369h O368h O369h O368h O370h O370h O372h O373h O374h O375h O376h O377h O378h O377h O378h O370h O378h O370h O378h O370h O378h O378h O370h O370				
CAN1 Local Mask A Register				
CAN1 Local Mask A Hegister CTLMAH XXh XX				
O36Ah O36Bh O36Ch O36Ch O36Ch O36Eh O36Fh O370h O371h O373h O376h O376h O377h O378h O379h O379h O378h O379h O378h O379h O378h O37		CAN1 Local Mask A Register	C1LMAR	
036Bh 036Ch 036Dh 036Eh 036Fh 036Fh 0370h XXh 0371h XXh 0372h XXh 0373h XXh 0374h XXh 0375h 0376h 0377h 0378h 0379h 0378h 0378h 0378h 0378h 0370h 037Ch 037Dh 037Dh 037Eh				
O36Ch O36Dh O36Eh O36Fh O370h O371h O373h O373h O375h O377h O377h O378h O379h O378h O379h O378h O378				
O36Dh O36Eh O36Fh O370h O371h O372h O373h O373h O375h O375h O377h O378h O378h O378h O378h O378h O378h O378h O378h O379h O378h O379h O378h O378h O379h O376h O376h O376h O377h O378h O379h O378h O379h O370h O37				
036Eh 036Fh 0370h 271h 0371h 272h 0372h 273h 0373h 273h 0374h 273h 0375h 273h 0376h 273h 0377h 273h 0378h 273h 0379h 273h 037Ah 273h 037Bh 273h 037Ch 273h 037Dh 273h 037Dh 273h 037Eh 273h				
O36Fh O370h O371h O372h O373h O373h O375h O376h O378h O379h O376h O376			l	
0370h XXh 0371h XXh 0372h XXh 0373h San		CAN1 Local Mask B Register	C1LMBR	
0371h XXh 0372h XXh 0373h XXh 0374h XXh 0375h XXh 0376h XXh 0377h XXh 0378h XXh 0379h XXh 037Ah XXh 037Bh XXh 037Ch XXh 037Dh XXh 037Eh XXh				
0372h 0373h 0374h 0375h 0376h 0377h 0378h 0379h 0378h 0378h 0378h 037Ah 037Bh 037Ch 037Dh 037Eh				
0373h 0374h 0375h 0376h 0377h 0378h 0379h 037Ah 037Bh 037Ch 037Dh 037Eh				
0374h 0375h 0376h 0377h 0378h 0379h 037Ah 037Bh 037Ch 037Dh 037Eh				
0375h 0376h 0377h 0378h 0379h 037Ah 037Bh 037Ch 037Dh 037Eh				
0377h 0378h 0379h 037Ah 037Bh 037Ch 037Dh 037Eh				
0378h 0379h 037Ah 037Bh 037Ch 037Dh 037Eh				
0379h 037Ah 037Bh 037Ch 037Dh 037Eh	0377h			
037Ah 037Bh 037Ch 037Dh 037Eh	0378h			
037Bh 037Ch 037Dh 037Eh				
037Ch 037Dh 037Eh				
037Dh 037Eh				
037Eh				
037Fh			-	
	037Fh			

NOTE:

Blank spaces are reserved. No access is allowed.

Table 4.15 SFR Information (15) (2)

Address	Register	Symbol	After Reset
0380h	Count Start Flag	TABSR	00h
0381h	Clock Prescaler Reset Flag	CPSRF	0XXXXXXXb
0382h	One-Shot Start Flag	ONSF	00h
0383h	Trigger Select Register	TRGSR	00h
0384h	Up/Down Flag	UDF	00h ⁽¹⁾
0385h			
0386h	T 40 D 11		XXh
0387h	Timer A0 Register	TA0	XXh
0388h			XXh
0389h	Timer A1 Register	TA1	XXh
038Ah			XXh
038Bh	Timer A2 Register	TA2	XXh
038Ch			XXh
038Dh	Timer A3 Register	TA3	XXh
038Eh			XXh
038Fh	Timer A4 Register	TA4	XXh
0390h			XXh
0391h	Timer B0 Register	TB0	XXh
0392h			XXh
0393h	Timer B1 Register	TB1	XXh
0394h			XXh
0394fi 0395h	Timer B2 Register	TB2	XXh
0396h	Timer A0 Mode Register	TAOMR	00h
0396h 0397h	Timer At Mode Register Timer A1 Mode Register	TA1MR	00h
	Timer A2 Mode Register	TA2MR	00h
0398h	Timer A3 Mode Register	TA3MR	00h
0399h	Timer A4 Mode Register	TA4MR	00h
039Ah	Timer B0 Mode Register	TB0MR	
039Bh	Timer B1 Mode Register Timer B1 Mode Register	TB1MR	00XX0000b
039Ch	Timer B2 Mode Register		00XX0000b
039Dh		TB2MR	00XX0000b
039Eh	Timer B2 Special Mode Register	TB2SC	XXXXXX00b
039Fh	HADTO Torres 1/Deceller Mede Deceller	LIOLAD	0.01
03A0h	UARTO Transmit/Receive Mode Register	U0MR	00h
03A1h	UART0 Bit Rate Register	U0BRG	XXh
03A2h	UART0 Transmit Buffer Register	U0TB —	XXh
03A3h	<u> </u>		XXh
03A4h	UARTO Transmit/Receive Control Register 0	U0C0	00001000b
03A5h	UART0 Transmit/Receive Control Register 1	U0C1	00XX0010b
03A6h	UART0 Receive Buffer Register	U0RB —	XXh
03A7h			XXh
03A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
03A9h	UART1 Bit Rate Register	U1BRG	XXh
03AAh	UART1 Transmit Buffer Register	U1TB	XXh
03ABh	9		XXh
03ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
03ADh	UART1 Transmit/Receive Control Register 1	U1C1	00XX0010b
03AEh	UART1 Receive Buffer Register	U1RB	XXh
03AFh			XXh
03B0h	UART Transmit/Receive Control Register 2	UCON	X0000000b
03B1h			
03B2h			
03B3h			
03B4h			
03B5h			
03B6h			
03B7h			
03B8h	DMA0 Request Source Select Register	DM0SL	00h
03B9h	•		
03BAh	DMA1 Request Source Select Register	DM1SL	00h
03BBh	-		
03BCh	ODO Data Davistar	0000	XXh
03BDh	CRC Data Register	CRCD	XXh
03BEh	CRC Input Register	CRCIN	XXh
03BFh	, , , , , , , , , , , , , , , , , , , ,		
V: Undofin			

^{1.} Bits TA2P to TA4P in the UDF register are set to 0 after reset. However, the contents in these bits are undefined when read. 2. Blank spaces are reserved. No access is allowed.

Table 4.16 SFR Information (16) (3)

Address	Register	Symbol	After Reset
03C0h	1 logister	Cymbol	XXh
03C1h	A/D Register 0	AD0	XXh
			XXh
03C2h	A/D Register 1	AD1	XXh
03C3h			
03C4h	A/D Register 2	AD2	XXh
03C5h			XXh
03C6h	A/D Register 3	AD3	XXh
03C7h	AD Register 5	ADO	XXh
03C8h	A/D Decistor 4	AD4	XXh
03C9h	A/D Register 4	AD4	XXh
03CAh	A/D D	405	XXh
03CBh	A/D Register 5	AD5	XXh
03CCh			XXh
03CDh	A/D Register 6	AD6	XXh
03CEh			XXh
03CFh	A/D Register 7	AD7	XXh
03D0h			70(1)
03D1h			
03D2h			
03D3h			
03D4h	A/D Control Register 2	ADCON2	00h
03D5h			
03D6h	A/D Control Register 0	ADCON0	00000XXXb
03D7h	A/D Control Register 1	ADCON1	00h
03D8h	D/A Register 0	DA0	00h
03D9h			
03DAh	D/A Register 1	DA1	00h
03DBh	27 Triagilitari	27.11	
03DCh	D/A Control Register	DACON	00h
	D/A Control Register	DACON	0011
03DDh	Don't D14 Control Deviator (2)	DO14	VVOOVVVV
03DEh	Port P14 Control Register (2)	PC14	XX00XXXXb
03DFh	Pull-Up Control Register 3 (2)	PUR3	00h
03E0h	Port P0 Register	P0	XXh
03E1h	Port P1 Register	P1	XXh
03E2h	Port P0 Direction Register	PD0	00h
03E3h	Port P1 Direction Register	PD1	00h
03E4h	Port P2 Register	P2	XXh
03E5h	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
	•		
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h	Port P9 Register	P9	XXh
03F2h	Port P8 Direction Register	PD8	00X00000b
03F3h	Port P9 Direction Register	PD9	00h
03F4h	Port P10 Register	P10	XXh
03F5h	Port P11 Register ⁽²⁾	P11	XXh
03F6h	Port P10 Direction Register	PD10	00h
03F7h	Port P11 Direction Register (2)	PD10	00h
03F8h	Port P12 Register (2)	P12	XXh
03F9h	Port P13 Register (2)	P13	XXh
03FAh	Port P12 Direction Register (2)	PD12	00h
03FBh	Port P13 Direction Register (2)	PD13	00h
03FCh	Pull-up Control Register 0	PUR0	00h
	Pull up Control Pogistor 1		0000000b ⁽¹⁾
03FDh	Pull-up Control Register 1	PUR1	0000010b
03FEh	Pull-up Control Register 2	PUR2	00h
03FFh	Port Control Register	PCR	00h
Y: Undefine		. 0.1	5511

NOTES:

- 1. At hardware reset, the register is as follows:
 - · 00000000b where "L" is input to the CNVSS pin
 - \cdot 00000010b where "H" is input to the CNVSS pin (CNVSS pin = H is not available in T/V-ver..)

At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:

- 00000000b where the PM01 to PM00 bits in the PM0 register are 00b (single-chip mode)
- 00000010b where the PM01 to PM00 bits in the PM0 register are 01b (memory expansion mode) or 11b (microprocessor mode)
- * Not available memory expansion and microprocessor modes in T/V-ver...
- 2. These registers exist only in the 128-pin version.
- Blank spaces are reserved. No access is allowed.



5. Resets

Hardware reset, software reset, watchdog timer reset, and oscillation stop detection reset are available to reset the MCU.

5.1 Hardware Reset

The MCU resets pins, the CPU and SFR by setting the RESET pin. If the supply voltage meets the recommended operating conditions, the MCU resets all pins when an "L" signal is applied to the RESET pin (see Table 5.1 Pin Status When RESET Pin Level is "L"). The oscillation circuit is also reset and the main clock starts oscillation. The MCU resets the CPU and SFR when the signal applied to the RESET pin changes low ("L") to high ("H"). The MCU executes the program in an address indicated by the reset vector. The internal RAM is not reset. When an "L" signal is applied to the RESET pin while writing data to the internal RAM, the internal RAM is in an undefined state.

Figure 5.1 shows an Example Reset Circuit. Figure 5.2 shows a Reset Sequence. Table 5.1 lists the Pin States when RESET Pin Level is "L".

5.1.1 Reset on a Stable Supply Voltage

- (1) Apply "L" to the RESET pin
- (2) Apply 20 or more clock cycles to the XIN pin
- (3) Apply "H" to the RESET pin

5.1.2 Power-on Reset

- (1) Apply "L" to the RESET pin
- (2) Raise the supply voltage to the recommended operating level
- (3) Insert td(P-R) ms as wait time for the internal voltage to stabilize
- (4) Apply 20 or more clock cycles to the XIN pin
- (5) Apply "H" to the RESET pin




Figure 5.1 Example Reset Circuit




Figure 5.2 Reset Sequence

Table 5.1 Pin Status when RESET Pin Level is "L"

	Status		
Pin Name	ONIV.00 V.00	CNVSS = VCC (1)	
	CNVSS = VSS	BYTE = VSS	BYTE = VCC
P0	Input port	Data input	Data input
P1	Input port	Data input	Input port
P2, P3, P4_0 to P4_3	Input port	Address output (undefined)	Address output (undefined)
P4_4	Input port	CS0 output ("H" is output)	CS0 output ("H" is output)
P4_5 to P4_7	Input port	Input port (Pulled high)	Input port (Pulled high)
P5_0	Input port	WR output ("H" is output)	WR output ("H" is output)
P5_1	Input port	BHE output (undefined)	BHE output (undefined)
P5_2	Input port	RD output ("H" is output)	RD output ("H" is output)
P5_3	Input port	BCLK output	BCLK output
P5_4	Input port	HLDA output	HLDA output
		(The output value depends on	(The output value depends on
		the input to the HOLD pin)	the input to the HOLD pin)
P5_5	Input port	HOLD input	HOLD input
P5_6	Input port	ALE output ("L" is output)	ALE output ("L" is output)
P5_7	Input port	RDY input	RDY input
P6, P7, P8_0 to P8_4,	Input port	Input port	Input port
P8_6, P8_7, P9, P10			
P11, P12, P13,	Input port	Input port	Input port
P14_0, P14_1 (2)			

- 1. Shown here is the valid pin state when the internal power supply voltage has stabilized after power-on. When CNVSS = VCC, the pin state is indeterminate until the internal power supply voltage stabilizes. * CNVSS = VCC is not available in T/V-ver..
- 2. Pins P11, P12, P13, P14_0, and P14_1 are only in the 128-pin version.



5.2 Software Reset

The MCU resets pins, the CPU and SFR when the PM03 bit in the PM0 register is set to 1 (MCU reset). Then the MCU executes the program in an address determined by the reset vector.

Set the PM03 bit to 1 while the main clock is selected as the CPU clock and the main clock oscillation is stable. In the software reset, the MCU does not reset a part of the SFR. Refer to **4. Special Function Registers (SFRs)** for details.

Processor mode remains unchanged since bits PM01 to PM00 in the PM0 register are not reset.

5.3 Watchdog Timer Reset

The MCU resets pins, the CPU and SFR when the PM12 bit in the PM1 register is set to 1 (reset when watchdog timer underflows) and the watchdog timer underflows. Then the MCU executes the program in an address determined by the reset vector.

In the watchdog timer reset, the MCU does not reset a part of the SFR. Refer to **4. Special Function Registers (SFRs)** for details.

Processor mode remains unchanged since bits PM01 to PM00 in the PM0 register are not reset.

5.4 Oscillation Stop Detection Reset

The MCU resets and stops pins, the CPU and SFR when the CM27 bit in the CM2 register is 0 (reset at oscillation stop, re-oscillation detection), if it detects main clock oscillation circuit stop. Refer to **8.5 Oscillation Stop and Re-Oscillation Detection Function** for details.

In the oscillation stop detection reset, the MCU does not reset a part of the SFR. Refer to **4. Special Function Registers (SFRs)** for details.

Processor mode remains unchanged since bits PM01 to PM00 in the PM0 register are not reset.

5.5 Internal Space

Figure 5.3 shows CPU Register Status After Reset. Refer to **4. Special Function Registers (SFRs)** for SFR states after reset.




Figure 5.3 CPU Register Status After Reset



6. Processor Mode

Note •

6. Processor Mode explains as an example of a Normal-ver..

T/V-ver. is available single-chip mode only. Not available memory expansion mode and microprocessor mode.

6.1 Types of Processor Mode

Three processor modes are available to choose from: single-chip mode, memory expansion mode, and microprocessor mode. (Not available memory expansion and microprocessor modes in T/V-ver..)
Table 6.1 shows the Features of Processor Modes.

Table 6.1 Features of Processor Modes

Processor Mode	Access Space	Pins Which are Assigned I/O Ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or
		peripheral function I/O pins
Memory expansion mode (2)	SFR, internal RAM, internal ROM,	Some pins serve as bus control pins (1)
	external area ⁽¹⁾	
Microprocessor mode (2)	SFR, internal RAM, external area (1)	Some pins serve as bus control pins (1)

- 1. Refer to 7. Bus.
- 2. Not available in T/V-ver..



6.2 Setting Processor Modes

Processor mode is set by using the CNVSS pin and bits PM01 to PM00 in the PM0 register.

Table 6.2 shows the Processor Mode after Hardware Reset. Table 6.3 shows the PM01 to PM00 bits set values and processor modes.

Table 6.2 Processor Mode after Hardware Reset

CNVSS Pin Input Level	Processor Mode	
VSS	Single-chip mode	
VCC (1) (2) (3)	Microprocessor mode	

NOTES:

- 1. If the microcomputer is reset in hardware by applying VCC to the CNVSS pin, the internal ROM cannot be accessed regardless of PM01 to PM00 bits.
- 2. The multiplexed bus cannot be assigned to the entire CS space.
- 3. Not available in T/V-ver.. Do not set a value.

Table 6.3 PM01 to PM00 Bits Set Values and Processor Modes

PM01 to PM 00 Bits	Processor Mode
00b	Single-chip mode
01b ⁽¹⁾	Memory expansion mode
10b	Do not set a value
11b ⁽¹⁾	Microprocessor mode

NOTE:

1. Not available in T/V-ver.. Do not set a value.

Rewriting bits PM01 to PM00 places the MCU in the corresponding processor mode regardless of whether the input level on the CNVSS pin is "H" or "L". Note, however, that bits PM01 to PM00 cannot be rewritten to 01b (memory expansion mode) or 11b (microprocessor mode) (1) at the same time bits PM07 to PM02 are rewritten. Note also that these bits cannot be rewritten to enter microprocessor mode in the internal ROM, nor can they be rewritten to exit microprocessor mode in areas overlapping the internal ROM.


NOTE:

1. Not available memory expansion and mocroprocessor modes in T/V-ver..

If the MCU is reset in hardware by applying VCC to the CNVSS pin (hardware reset), the internal ROM cannot be accessed regardless of bits PM01 to PM00.

Figures 6.1 and 6.2 show the PM0 Register and PM1 Registger. Figure 6.3 shows the Memory Map in Single-chip Mode. Figures 6.4 to 6.7 show the Memory Map and $\overline{\text{CS}}$ Area in Memory Expansion Mode and Microprocessor Mode (Normal-ver. only).






- 1. Rewrite this register after setting the PRC1 bit in the PRCR register to 1 (write enabled).
- 2. Bits PM01 to PM00 do not change at software reset, watchdog timer reset and oscillation stop detection reset.

 * Effective in memory expansion and microprocessor modes (= Normal-ver.)
- 3. Effective when bits PM01 to PM00 are set to 01b (memory expansion mode) or 11b (microprocessor mode).

 * Not available memory expansion and microprocessor modes in T/V-ver.. These bits are reserved bit in T/V-ver., and set to 0.
- 4. To set bits PM01 to PM00 are 01b and bits PM05 to PM04 are 11b (multiplexed bus assigned to the entire CS space), apply an "H" signal to the BYTE pin (external data bus is 8-bit width). While the CNVSS pin is held "H" (VCC), do not rewrite the PM05 to PM04 bits to 11b after reset. If bits PM05 to PM04 are set to 11b during memory expansion mode, P3_1 to P3_7 and P4_0 to P4_3 become I/O ports, in which case the accessible area for each CS is 256 bytes.
 - * Not available memory expansion and microprocessor modes in T/V-ver..
- 5. Not available in T/V-ver.. Do not set a value.

Figure 6.1 PM0 Register



NOTES:

- 1. Rewrite this register after setting the PRC1 bit in the PRCR register to 1 (write enabled).
- 2. For the mask ROM version, this bit is set to 0.

For the flash memory version, the PM10 bit controls whether block A is enabled or disabled. When the PM10 bit is set to 1, 0F000h to 0FFFFh (block A) can be used as internal ROM area.

In addition, the PM10 bit is automatically set to 1 while the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode).

- 3. Effective when bits PM01 to PM00 are set to 01b (memory expansion mode) or 11b (microprocessor mode).
 * Not available memory expansion and microprocessor modes in T/V-ver.. This bit is reserved bit in T/V-ver., and set to 0.
- 4. The PM12 bit is set to 1 by writing a 1 in a program. (writing a 0 has no effect.)
- 5. Be sure to set this bit to 0 except for products with internal ROM area over 192 Kbytes.

The PM13 bit is automatically set to 1 while the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode).

- 6. When the PM17 bit is set to 1 (with wait state), one wait state is inserted when accessing the internal RAM or internal ROM.
 - When the PM17 bit is set to 1 and accesses an external area, set the CSiW bit (i = 0 to 3) in the CSR register to 0 (with wait state).
- 7. The access area is changed by the PM13 bit as listed in the table below.

		<u> </u>	
Access Area		PM13 = 0	PM13 = 1
Internal RAM		Up to addresses 00400h to 03FFFh (15 Kbytes)	The entire area is usable
Internal ROM		Up to addresses D0000h to FFFFh (192 Kbytes)	The entire area is usable
		Addresses 04000h to 07FFFh are usable	Addresses 04000h to 07FFFh are reserved
External		Addresses 80000h to CFFFFh are usable	Addresses 80000h to CFFFFh are reserved
			(Memory expansion mode)

^{*} External area is not available in T/V-ver..

Figure 6.2 PM1 Register




Figure 6.3 Memory Map in Single-chip Mode




Figure 6.4 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (1)




Figure 6.5 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (2)




Figure 6.6 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (3)




Figure 6.7 Memory Map and CS Area in Memory Expansion Mode and Microprocessor Mode (4)

7. Bus

Note:

7. Bus explains as an example of a Normal-ver..

Not available the bus control pins in T/V-ver..

During memory expansion or microprocessor mode, some pins serve as the bus control pins to perform data input/output to and from external devices. These bus control pins include A0 to A19, D0 to D15, $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$, $\overline{\text{RD}}$, $\overline{\text{WRL/WR}}$, $\overline{\text{WRH/BHE}}$, ALE, $\overline{\text{RDY}}$, $\overline{\text{HOLD}}$, $\overline{\text{HLDA}}$, and BCLK.

7.1 Bus Mode

The bus mode, either multiplexed or separate, can be selected using bits PM05 to PM04 in the PM0 register.

7.1.1 Separate Bus

In this bus mode, data and address are separate.

7.1.2 Multiplexed Bus

In this bus mode, data and address are multiplexed.

7.1.2.1 When the input level on BYTE pin is high (8-bit data bus)

D0 to D7 and A0 to A7 are multiplexed.

7.1.2.2 When the input level on BYTE pin is low (16-bit data bus)

D0 to D7 and A1 to A8 are multiplexed. D8 to D15 are not multiplexed. Do not use D8 to D15.

External devices connecting to a multiplexed bus are allocated to only the even addresses of the microcomputer. Odd addresses cannot be accessed.

Table 7.1 shows the Difference between Separate Bus and Multiplexed Bus.

Table 7.1 Difference between Separate Bus and Multiplexed Bus

Pin Name (1)	Separate Bus	Multiplexed Bus		
i iii ivaille	Separate bus	BYTE = H	BYTE = L	
P0_0 to P0_7/D0 to D7	D0 to D7	(NOTE 2)	(NOTE 2)	
P1_0 to P1_7/D8 to D15	X	I/O Port P1_0 to P1_7	(NOTE 2)	
P2_0/A0(/D0/-)	X	X A0 D0	X A0	
P2_1 to P2_7/A1 to A7 (/D1 to D7/D0 to D6)	X A1 to A7	XA1 to A7 D1 to D7	XA1 to A7 D0 to D6	
P3_0/A8(/-/D7)	X A8	X A8	X A8 X D7 X	

- 1. See Table 7.6 Pin Functions for Each Processor Mode for bus control signals other than the above.
- 2. It changes with a setup of bits PM05 to PM04 in the PM0 register, and area to access. See **Table 7.6 Pin Functions for Each Processor Mode** for details.



7.2 Bus Control

The following describes the signals needed for accessing external devices and the functionality of software wait.

7.2.1 Address Bus

The address bus consists of 20 lines, A0 to A19. The address bus width can be chosen to be 12, 16 or 20 bits by using the PM06 bit in the PM0 register and the PM11 bit in the PM1 register. Table 7.2 shows Bits PM06 and PM11 Set Values and Address Bus Widths.

When processor mode is changed from single-chip mode to memory expansion mode, the address bus is undefined until any external area is accessed.

Table 7.2 Bits PM06 and PM11 Set Value and Address Bus Width

Pin Function	Address Bus Width			
P3_4 to P3_7	12 bits			
P4_0 to P4_3				
A12 to A15	16 bits			
P4_0 to P4_3				
A12 to A15	20 bits			
A16 to A19				
	P3_4 to P3_7 P4_0 to P4_3 A12 to A15 P4_0 to P4_3 A12 to A15			

NOTE:

 No values other than those shown above can be set.

7.2.2 Data Bus

When input on the BYTE pin is high (data bus is an 8-bit width), 8 lines D0 to D7 comprise the data bus; when input on the BYTE pin is low (data bus is a 16-bit width), 16 lines D0 to D15 comprise the data bus. Do not change the input level on the BYTE pin while in operation.


7.2.3 Chip Select Signal

The chip select (hereafter referred to as the CS) signals are output from the CSi (i = 0 to 3) pins. These pins can be chosen to function as I/O ports or as \overline{CS} by using the CSi bit in the CSR register.

Figure 7.1 shows the CSR Register.

During 1 Mbyte mode, the external area can be separated into up to 4 by the CSi signal which is output from the $\overline{\text{CSi}}$ pin.

Figure 7.2 shows the Example of Address Bus and CSi Signal Output.



- 1. Where the RDY signal is used in the area indicated by \overline{CSi} (i = 0 to 3) or the multiplexed bus is used, set the CSiW bit to 0 (wait state).
- 2. If the PM17 bit in the PM1 register is set to 1 (with wait state), set the CSiW bit to 0 (with wait state).
- 3. When the CSiW bit = 0 (with wait state), the number of wait states (in terms of clock cycles) can be selected using bits SEi1W to CSEi0W in the CSE register.
- 4. Not available this register in T/V-ver..


Figure 7.1 CSR Register



Example 1

To access the external area indicated by $\overline{\text{CSj}}$ in the next cycle after accessing the external area indicated by $\overline{\text{CSi}}$.


The address bus and the chip select signal both change state between these two cycles.




Example 2

To access the internal ROM or internal RAM in the next cycle after accessing the external area indicated by $\overline{\text{CSi}}$.

The chip select signal changes state but the address bus does not change state.






Example 3

To access the external area indicated by $\overline{\text{CSi}}$ in the next cycle after accessing the external area indicated by the same $\overline{\text{CSi}}$.


The address bus changes state but the chip select signal does not change state.



Example 4

Not to access any area (nor instruction prefetch generated) in the next cycle after accessing the external area indicated by $\overline{\text{CSi}}$.

Neither the address bus nor the chip select signal changes state between these two cycles.



NOTE:

1. These examples show the address bus and chip select signal when accessing areas in two successive cycles. The chip select bus cycle may be extended more than two cycles depending on a combination of these examples.

Shown above is the case where separate bus is selected and the area is accessed for read without wait states. i = 0 to 3, j = 0 to 3 (not including i, however)

Figure 7.2 Example of Address Bus and CSi Signal Output

7.2.4 Read and Write Signals

When the data bus is 16-bit width, the read and write signals can be chosen to be a combination of \overline{RD} , \overline{WR} , and \overline{BHE} or a combination of \overline{RD} , \overline{WRL} , and \overline{WRH} by using the PM02 bit in the PM0 register. When the data bus is 8-bit width, use a combination of \overline{RD} , \overline{WR} , and \overline{BHE} .

Table 7.3 shows the Operation of RD, WRL, and WRH Signals. Table 7.4 shows the Operation of RD, WR, and BHE Signals.

Table 7.3 Operation of RD, WRL, and WRH Signals

Data Bus Width	RD	WRL	WRH	Status of External Data Bus
16 bits	L	Н	Н	Read data
(BYTE pin	Н	L	Н	Write 1 byte of data to an even address
input = L)	Н	Н	L	Write 1 byte of data to an odd address
	Н	L	L	Write data to both even and odd addresses

Table 7.4 Operation of RD, WR, and BHE Signals

Data Bus Width	RD	WR	BHE	A0	Status of External Data Bus
16 bits	Н	L	L	Н	Write 1 byte of data to an odd address
(BYTE pin	L	Н	L	Н	Read 1 byte of data from an odd address
input = L)	Н	L	Н	L	Write 1 byte of data to an even address
	L	Н	Н	L	Read 1 byte of data from an even address
	Н	L	L	L	Write data to both even and odd addresses
	L	Н	L	L	Read data from both even and odd addresses
8 bits	Н	L	Not used	H to L	Write 1 byte of data
(BYTE pin input = H)	L	Н	Not used	H to L	Read 1 byte of data

7.2.5 ALE Signal

The ALE signal latches the address when accessing the multiplexed bus space. Latch the address when the ALE signal falls.

Figure 7.3 shows the ALE Signal, Address Bus and Data Bus.




Figure 7.3 ALE Signal, Address Bus, and Data Bus

7.2.6 RDY Signal

This signal is provided for accessing external devices which need to be accessed at low speed. If input on the $\overline{\text{RDY}}$ pin is asserted low at the last falling edge of BCLK of the bus cycle, one wait state is inserted in the bus cycle. While in a wait state, the following signals retain the state in which they were when the $\overline{\text{RDY}}$ signal was acknowledged.

A0 to A19, D0 to D15, CS0 to CS3, RD, WRL, WRH, WR, BHE, ALE, HLDA

Then, when the input on the RDY pin is detected high at the falling edge of BCLK, the remaining bus cycle is executed. Figure 7.4 shows an Example in which Wait State was Inserted into Read Cycle by RDY Signal. To use the RDY signal, set the corresponding bit (bits CS3W to CS0W) in the CSR register to 0 (with wait state). When not using the RDY signal, the RDY pin must be pulled-up.




Figure 7.4 Example in which Wait State was Inserted into Read Cycle by RDY Signal

7.2.7 HOLD Signal

This signal is used to transfer control of the bus from the CPU or DMAC to an external circuit. When the input on \overline{HOLD} pin is pulled low, the MCU is placed in a hold state after the bus access then in process finishes. The MCU remains in a hold state while the \overline{HOLD} pin is held low, during which time the \overline{HLDA} pin outputs a low-level signal.

Table 7.5 shows the MCU Status in Hold State.

Bus-using priorities are given to HOLD, DMAC, and CPU in order of decreasing precedence (see **Figure 7.5 Bus-using Priorities**). However, if the CPU is accessing an odd address in word units, the DMAC cannot gain control of the bus during two separate accesses.

HOLD > DMAC > CPU

Figure 7.5 Bus-using Priorities

Table 7.5 MCU Status in Hold State

Item		Status		
BCLK		Output		
A0 to A19, D0 to D15, CS0 to CS3	B, RD, WRL, WRH,	High-impedance		
WR, BHE				
I/O ports	P0, P1, P3, P4 ⁽¹⁾	High-impedance		
	P6 to P14 (3)	Maintains status when hold signal is received		
HLDA		Output "L"		
Internal peripheral circuits		ON (but watchdog timer stops (2))		
ALE signal		Undefined		

NOTES:

- 1. When I/O port function is selected.
- 2. The watchdog timer does not stop when the PM22 bit in the PM2 register is set to 1 (the count source for the watchdog timer is the on-chip oscillator clock).
- 3. Ports P11 to P14 are only in the 128-pin veresion.

7.2.8 BCLK Output

If the PM07 bit in the PM0 register is set to 0 (output enable), a clock with the same frequency as that of the CPU clock is output as BCLK from the BCLK pin. Refer to **8.2 CPU Clock and Peripheral Function Clock**.

Table 7.6 shows the Pin Functions for Each Processor Mode.



Table 7.6 Pin Functions for Each Processor Mode

Proces	sor Mode	Memory Expansion Mode or Microprocessor Mode Memory Expansion Mode							
Bits PM05 to PM04		OOb (sanarata bus)		01b (CS2 is for multiplexed bus and others are for separate bus) 10b (CS1 is for multiplexed bus and others are for separate bus)		11b (multiplexed bus for the entire space) (1)			
Data bus	width	8 bits	16 bits	8 bits	16 bits	8 bits			
BYTE pin		"H"	"L"	"H"	"L"	"H"			
P0_0 to F	0_7	D0 to D7		D0 to D7 (4)		I/O ports			
P1_0 to F	71_7	I/O ports	D8 to D15	I/O ports	D8 to D15 (4)	I/O ports			
P2_0		A0		A0/D0 (2)	A0	A0/D0			
P2_1 to F	2_7	A1 to A7		A1 to A7	A1 to A7	A1 to A7/D1 to D7			
				/D1 to D7 (2)	/D0 to D6 (2)				
P3_0		A8			A8/D7 (2)	A8			
P3_1 to F	23_3	A9 to A11				I/O ports			
P3_4	PM11 = 0	A12 to A15				I/O ports			
to P3_7	PM11 = 1	I/O ports							
P4_0	PM06 = 0	A16 to A19				I/O ports			
to P4_3	PM06 = 1	I/O ports							
P4_4	CS0 = 0	I/O ports							
	CS0 = 1	CS0							
P4_5	CS1 = 0	I/O ports							
	CS1 = 1	CS1							
P4_6	CS2 = 0	I/O ports							
	CS2 = 1	CS2							
P4_7	CS3 = 0	I/O ports							
	CS3 = 1	CS3							
P5_0	PM02 = 0	WR							
	PM02 = 1	_ (3)	WRL	_ (3)	WRL	_ (3)			
P5_1	PM02 = 0	BHE							
	PM02 = 1	_ (3)	WRH	_ (3)	WRH	– ⁽³⁾			
P5_2		RD							
P5_3		BCLK							
P5_4		HLDA							
P5_5		HOLD							
P5_6		ALE							
P5_7		RDY							
1/0		O porte or parin	ا معالم معالم العام	/O -=: =					

I/O ports: Function as I/O ports or peripheral function I/O pins.

- 1. For setting bits PM01 to PM00 to 01b (memory expansion mode) and bits PM05 to PM04 to 11b (multiplexed bus assigned to the entire \overline{CS} space), apply "H" to the BYTE pin (external data bus is an 8-bit width). While the CNVSS pin is held "H" (VCC), do not rewrite bits PM05 to PM04 to 11b after reset. If bits PM05 to PM04 are set to 11b during memory expansion mode, P3_1 to P3_7 and P4_0 to P4_3 become I/O ports, in which case the accessible area for each \overline{CS} is 256 bytes.
- 2. In separate bus mode, these pins serve as the address bus.
- 3. If the data bus is 8-bit width, make sure the PM02 bit is set to 0 (RD, BHE, WR).
- 4. When accessing the area that uses a multiplexed bus, these pins output an undefined value during a write.



7.2.9 External Bus Status when Internal Area Accessed

Table 7.7 shows the External Bus Status When Internal Area Accessed.

Table 7.7 External Bus Status When Internal Area Accessed

Item		SFR Accessed	Internal ROM, Internal RAM Accessed		
A0 to A19		Address output	Maintain status before accessed address		
			of external area or SFR		
D0 to D15	When read	High-impedance	High-impedance		
When write Output data		Output data	Undefined		
RD, WR, W	RL, WRH	RD, WR, WRL, WRH output	Output "H"		
BHE		BHE output	Maintain status before accessed status of		
			external area or SFR		
CS0 to CS3	3	Output "H"	Output "H"		
ALE		Output "L"	Output "L"		

7.2.10 Software Wait

Software wait states can be inserted by using the PM17 bit in the PM1 register, bits CS0W to CS3W in the CSR register, and the CSE register. The SFR area is unaffected by these control bits. This area is always accessed in 2 BCLK or 3 BCLK cycles as determined by the PM20 bit in the PM2 register. See **Table 7.8 Bit and Bus Cycle Related to Software Wait** for details.

To use the \overline{RDY} signal, set the corresponding bit of bits CS3W to CS0W to 0 (with wait state). Figure 7.6 shows the CSE Register. Table 7.8 shows the Software Wait Related Bits and Bus Cycles. Figures 7.7 and 7.8 show the Typical Bus Timings Using Software Wait.




Figure 7.6 CSE Register

Table 7.8 Software Wait Related Bits and Bus Cycles

Area	Bus Mode	PM2 Register PM20 Bit	PM1 Register PM17 Bit ⁽⁵⁾	CSR Register CS3W Bit (1) CS2W Bit (1) CS1W Bit (1) CS0W Bit (1)	CSE Register Bits CS31W to CS30W Bits CS21W to CS20W Bits CS11W to CS10W Bits CS01W to CS00W	Wait	Bus Cycle
SFR	_	0	_	_	_	_	3 BCLK cycles (4)
	_	1	_	-	_	_	2 BCLK cycles (4)
Internal	_	_	0	-	_	No wait	1 BCLK cycle (3)
ROM, RAM	_	_	1	_	_	1 wait	2 BCLK cycles
External	Separate	_	0	1	00b	No wait	1 BCLK cycle (read)
area	bus						2 BCLK cycles (write)
			_	0	00b	1 wait	2 BCLK cycles (3)
			_	0	01b	2 waits	3 BCLK cycles
		_	_	0	10b	3 waits	4 BCLK cycles
		_	1	0	00b	1 wait	2 BCLK cycles
	Multiplexed	_	_	0	00b	1 wait	3 BCLK cycles
	bus ⁽²⁾ – –		0	01b	2 waits	3 BCLK cycles	
		_	_	0	10b	3 waits	4 BCLK cycles
		_	1	0	00b	1 wait	3 BCLK cycles

- 1. To use the RDY signal, set this bit to 0.
- 2. To access in multiplexed bus mode, set the corresponding bit of bits CS0W to CS3W to 0 (with wait state).
- 3. After reset, the PM17 bit is set to 0 (without wait state), all of bits CS0W to CS3W are set to 0 (with wait state), and the CSE register is set to 00h (one wait state for CS0 to CS3). Therefore, the internal RAM and internal ROM are accessed with no wait state, and all external areas are accessed with one wait state.
- 4. When the selected CPU clock source is the PLL clock, the number of wait cycles can be altered by the PM20 bit in the PM2 register. When using PLL clock over 16 MHz, be sure to set the PM20 bit to 0 (2 wait cycles).
- 5. When the PM17 bit is set to 1 and access an external area, set the CSiW bits (i = 0 to 3) to 0 (with wait state).






Figure 7.7 Typical Bus Timings Using Software Wait (1)




Figure 7.8 Typical Bus Timings Using Software Wait (2)

8. Clock Generation Circuit

8.1 Types of Clock Generation Circuit

Four circuits are incorporated to generate the system clock signal:

- Main clock oscillation circuit
- · Sub clock oscillation circuit
- On-chip oscillator
- PLL frequency synthesizer

Table 8.1 lists the Clock Generation Circuit Specifications. Figure 8.1 shows the Clock Generation Circuit. Figures 8.2 to 8.8 show the clock-related registers.

Table 8.1 Clock Generation Circuit Specifications

Item	Main Clock Oscillation Circuit	Sub Clock Oscillation Circuit	On-chip Oscillator	PLL Frequency Synthesizer
Use of clock	CPU clock source Peripheral function clock source	CPU clock source Clock source of timer A, B	CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating	CPU clock source Peripheral function clock source
Clock	0 to 16 MHz	32.768 kHz	About 1 MHz	16 MHz, 20 MHz,
frequency				24 MHz ⁽¹⁾
Usable	Ceramic oscillator	Crystal oscillator	-	-
oscillator	 Crystal oscillator 			
Pins to connect oscillator	XIN, XOUT	XCIN, XCOUT	-	-
Oscillation stop and re-oscillation detection function	Available	Available	Available	Available
Oscillation status after reset	Oscillating	Stopped	Stopped	Stopped
Other	Externally derived clo	ock can be input	-	-

NOTE:

1.24 MHz is available Normal-ver. only.








Figure 8.1 Clock Generation Circuit




- 1. Rewrite this register after setting the PRC0 bit in the PRCR register to 1 (write enabled).
- 2. The fC32 clock does not stop. In low-speed or low power dissipation mode, do not set this bit to 1 (peripheral clock stops in wait mode).
- 3. The CM03 bit is set to 1 (high) while the CM04 bit is set to 0 (I/O port) or when entering stop mode.
- 4. To use a sub clock, set this bit to 1. Also make sure ports P8_6 and P8_7 are directed for input, with no pull-ups.
- 5. This bit is provided to stop the main clock when the low power dissipation mode or on-chip oscillator low power dissipation mode is selected. This bit cannot be used for detection as to whether the main clock stops or not. To stop the main clock, set bits as follows:
 - (a) Set the CM07 bit to 1 (sub clock selected) or the CM21 bit in the CM2 register to 1 (on-chip oscillator selected) with the sub clock stably oscillating.
 - (b) Set the CM20 bit in the CM2 register to 0 (oscillation stop, re-oscillation detection function disabled).
 - (c) Set the CM05 bit to 1 (stop).
- 6. To use the main clock as the clock source for the CPU clock, set bits as follows:
 - (a) Set the CM05 bit to 0 (oscillate).
 - (b) Wait until the main clock oscillation stabilizes.
 - (c) Set bits CM11, CM21, and CM07 to 0.
- 7. When the CM21 bit = 0 (on-chip oscillator stops) and the CM05 bit = 1 (main clock stops), the CM06 bit is fixed to 1 (divide-by-8 mode) and the CM15 bit is fixed to 1 (drive capability high).
- 8. During external clock input, set the CM05 bit to 0 (oscillate).
- 9. When the CM05 bit is set to 1, the XOUT pin is held "H". Because the on-chip feedback resistor remains connected, the XIN pin is pulled "H" to the same level as XOUT via the feedback resistor.
- 10. When entering stop mode from high-speed or medium-speed mode, on-chip oscillator mode or on-chip oscillator low power dissipation mode, the CM06 bit is set to 1 (divide-by-8 mode).
- 11. After setting the CM04 bit to 1 (XCIN-XCOUT oscillator function), wait until the sub clock oscillates stably before switching the CM07 bit from 0 to 1 (sub clock).
- 12. To return from on-chip oscillator mode to high-speed or medium-speed mode, set bits CM06 and CM15 to 1.

Figure 8.2 CM0 Register




- 1. Rewrite this register after setting the PRC0 bit in the PRCR register to 1 (write enabled)
- 2. If the CM10 bit is 1 (stop mode), XOUT is held "H" and the on-chip feedback resistor is disconnected. Pins XCIN and XCOUT are in high-impedance state. When the CM11 bit is set to 1 (PLL clock), or the CM20 bit in the CM2 register is set to 1 (oscillation stop, re-oscillation detection function enabled), do not set the CM10 bit to 1.
- 3. When the PM22 bit in the PM2 register is set to 1 (on-chip oscillator clock is selected as watchdog timer count source), this bit remains unchanged even if writing to the CM10 bit.
- 4. This bit is valid when the CM07 bit is 0 and the CM21 bit is 0.
- 5. After setting the PLC07 bit in the PLC0 register to 1 (PLL operation), wait tsu(PLL) elapses before setting the CM11 bit to 1 (PLL clock).
- 6. When entering stop mode from high-speed or medium-speed mode, or when the CM05 bit is set to 1 (main clock stops) in low-speed mode, the CM15 bit is set to 1 (drive capability high).
- 7. This bit is valid when the CM06 bit is 0 (bits CM16 and CM17 enabled).

Figure 8.3 CM1 Register



- 1. Rewrite this register after setting the PRC0 bit in the PRCR register to 1 (write enabled).
- 2. Bits CM20, CM21, and CM27 remain unchanged at oscillation stop detection reset.
- 3. Set the CM20 bit to 0 (disabled) before entering stop mode. Exit stop mode before setting the CM20 bit back to 1 (enabled).
- 4. Set the CM20 bit to 0 (disabled) before setting the CM05 bit in the CM0 register to 1 (main clock stops).
- 5. When the CM20 bit is set to 1 (oscillation stop, re-oscillation detection function enabled), the CM27 bit is set to 1 (oscillation stop, re-oscillation detection interrupt), and the CPU clock source is the main clock, the CM21 bit is set to 1 (on-chip oscillator clock) if the main clock stop is detected.
- 6. If the CM20 bit is set to 1 and the CM23 bit is set to 1 (main clock stops), do not set the CM21 bit to 0.
- 7. This bit is valid when the CM07 bit in the CM0 register is set to 0.
- 8. Where the CM20 bit is set to 1 (oscillation stop, re-oscillation detection function enabled), the CM27 bit is set to 1 (oscillation stop, re-oscillation detection interrupt), and the CM11 bit is set to 1 (PLL clock is selected as the CPU clock source), the CM21 bit remains unchanged even if a main clock stop is detected. When the CM22 bit is set to 0 under these conditions, an oscillation stop, re-oscillation detection interrupt request is generated at main clock stop detection. Set the CM21 bit to 1 (on-chip oscillator clock) in the interrupt routine.
- This bit is set to 1 when the main clock is detected and the main clock re-oscillation is detected. When this bit changes state from 0 to 1, an oscillation stop and re-oscillation detection interrupt request is generated. Use this bit in an interrupt routine to discriminate the interrupt sources between the oscillation stop and re-oscillation detection interrupt and the watchdog timer interrupt. This bit is set to 0 by writing 0 in a program. (This bit remains unchanged even if writing 1. Nor is it set to 0 when an oscillation stop and re-oscillation detection interrupt request is acknowledged.)
 - If an oscillation stop or a re-oscillation is detected when the CM22 bit = 1, no oscillation stop and re-oscillation detection interrupt requests are generated.
- 10. Determine the main clock status by reading the CM23 bit several times in an oscillation stop or re-oscillation detection interrupt routine.
- 11. When the CM21 bit is set to 0 (on-chip oscillator stops) and the CM05 bit is set to 1 (main clock stops), the CM06 bit is fixed to 1 (divide-by-8 mode) and the CM15 bit is fixed to 1 (drive capability high).

Figure 8.4 CM2 Register



- 1. Rewrite this register after setting the PRC0 bit in the PRCR register to 1 (write enabled)
- 2. If this bit is set to 1, the software interrupt number and SFR location can be changed as follows.
 - (1) Software interrupt number of the key input interrupt in the vector table can be changed from 14 to 13.
 - No.13 is changed from the CANO/1 error interrupt to the CANO/1 error/key input interrupt.
 - No.14 is changed from the A/D/key input interrupt to the A/D interrupt.
 - (2) Address of the KUPIC register in the SFR can be changed from 004Eh to 004Dh.
 - Address 004Dh is changed from the C01ERRIC register to the C01ERRIC/KUPIC register.
 - Address 004Eh is changed from the ADIC/KUPIC register to the ADIC register.
- 3. When this bit = 1, the A/D clock is set to divide-by-1 of fAD mode regardless of whether the PCLK0 bit is set.
- 4. When the PCLK5 bit and the SM43 bit in the S4C register = 1, the pin function of SI/O4 can be changed as follows.
 - P8_0/TA4OUT/U/(SIN4)
 - P7_5/TA2IN/W/(SOUT4)
 - P7_4/TA2OUT/W/(CLK4)
- 5. SI/O5 and SI/O6 are only in the 128-pin version.

Figure 8.5 PCLKR Register






Figure 8.6 CCLKR Register



- 1. Rewrite this register after setting the PRC1 bit in the PRCR register to 1 (write enable).
- 2. The PM20 bit become effective when the PLC07 bit in the PLC0 register is set to 1 (PLL on). Change the PM20 bit when the PLC07 bit is set to 0 (PLL off). Set the PM20 bit to 0 (2 waits) when PLL clock > 16MHz.
- 3. Once this bit is set to 1, it cannot be set to 0 in a program.
- 4. Setting the PM22 bit to 1 results in the following conditions:
- The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer count source.
- The CM10 bit in the CM1 register is disabled against write. (Writing a 1 has no effect, nor is stop mode entered.)
- The watchdog timer does not stop when in wait mode or hold state.

Figure 8.7 PM2 Register



- 1. Rewrite this register after setting the PRC0 bit in the PRCR register to 1 (write enabled).
- 2. This bit can only be modified when the PLC07 bit = 0 (PLL turned off). The value once written to this bit cannot be modified.
- 3. Before setting this bit to 1, set the CM07 bit in the CM0 register to 0 (main clock), set bits CM17 to CM16 in the CM1 register to 00b (main clock undivided mode), and set the CM06 bit in the CM0 register to 0 (bits CM16 and CM17 enabled).
- 4. Multiply by 6 is available Normal-ver. only.

Figure 8.8 PLC0 Register

The following describes the clocks generated by the clock generation circuit.

8.1.1 Main Clock

The main clock is generated by the main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillation circuit is configured by connecting a resonator between pins XIN and XOUT. The main clock oscillation circuit has an on-chip feedback resistor, which is disconnected from the oscillation circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillation circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 8.9 shows an Examples of Main Clock Connection Circuit.

After reset, the main clock divided by 8 is selected for the CPU clock.

The power consumption in the chip can be reduced by setting the CM05 bit in the CM0 register to 1 (main clock oscillation circuit turned off) after switching the clock source for the CPU clock to a sub clock or on-chip oscillator clock. In this case, XOUT goes "H". Furthermore, because an on-chip feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor. Note, that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to 1, unless the sub clock is selected as a CPU clock. If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to 8.4 Power Control.




Figure 8.9 Examples of Main Clock Connection Circuit

8.1.2 Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fC clock with the same frequency as that of the sub clock can be output from the CLKOUT pin.

The sub clock oscillation circuit is configured by connecting a crystal resonator between pins XCIN and XCOUT. The sub clock oscillation circuit has an on-chip feedback resistor, which is disconnected from the oscillation circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillation circuit may also be configured by feeding an externally generated clock to the XCIN pin. Figure 8.10 shows an Examples of Sub Clock Connection Circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillation circuit.

To use the sub clock for the CPU clock, set the CM07 bit in the CM0 register to 1 (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to 8.4 Power Control.




Figure 8.10 Examples of Sub Clock Connection Circuit

8.1.3 On-chip Oscillator Clock

This clock, approximately 1 MHz, is supplied by a on-chip oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the PM22 bit in the PM2 register is 1 (on-chip oscillator clock for the watchdog timer count source), this clock is used as the count source for the watchdog timer (refer to 11.1 Count Source Protective Mode).

After reset, the on-chip oscillator is turned off. It is turned on by setting the CM21 bit in the CM2 register to 1 (on-chip oscillator clock), and is used as the clock source for the CPU and peripheral function clocks, in place of the main clock. If the main clock stops oscillating when the CM20 bit in the CM2 register is 1 (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is 1 (oscillation stop, re-oscillation detection interrupt), the on-chip oscillator automatically starts operating, supplying the necessary clock for the MCU.

8.1.4 PLL Clock

The PLL clock is generated PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL clock is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to 1 (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait tsu(PLL) for the PLL clock to be stable, and then set the CM11 bit in the CM1 register to 1.

Before entering wait mode or stop mode, be sure to set the CM11 bit to 0 (CPU clock source is the main clock). Furthermore, before entering stop mode, be sure to set the PLC07 bit in the PLC0 register to 0 (PLL stops). Figure 8.11 shows the Procedure to Use PLL Clock as CPU Clock Source.

The PLL clock frequency is determined by the equation below. When the PLL clock frequency is 16 MHz or more, set the PM20 bit in the PM2 register to 0 (2 waits).

PLL clock frequency = f(XIN) × (multiplying factor set by bits PLC02 to PLC00 in the PLC0 register) (However, PLL clock frequency = 16 MHz, 20 MHz or 24 MHz (1))

NOTE:

1.24 MHz is available Normal-ver. only.

Bits PLC02 to PLC00 can be set only once after reset. Table 8.2 shows an Example for Setting PLL Clock Frequencies.

Table 8.2 Example for Setting PLL Clock Frequencies

XIN (MHz)	PLC02	PLC01	PLC00	Multiply Factor	PLL Clock (MHz) (1)
8	0	0	1	2	16
4	0	1	0	4	10
10	0	0	1	2	20
5	0	1	0	4	20
12	0	0	1	2	
6	0	1	0	4	24 (2)
4	0	1	1	6 ⁽³⁾	

- 1. PLL clock frequency = 16 MHz, 20 MHz or 24 MHz
- 2. 24 MHz is available Normal-ver. only.
- 3. Multiply by 6 is available Normal-ver. only.






Figure 8.11 Procedure to Use PLL Clock as CPU Clock Source

8.2 CPU Clock and Peripheral Function Clock

Two type clocks: CPU clock to operate the CPU and peripheral function clocks to operate the peripheral functions.

8.2.1 CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock, sub clock, on-chip oscillator clock or the PLL clock.

If the main clock or on-chip oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8, or 16 to produce the CPU clock. Use the CM06 bit in the CM0 register and bits CM17 to CM16 in the CM1 register to select the divide-by-n value.

When the PLL clock is selected as the clock source for the CPU clock, the CM06 bit should be set to 0 and bits CM17 to CM16 to 00b (undivided).

After reset, the main clock divided by 8 provides the CPU clock.

During memory expansion or microprocessor mode ⁽¹⁾, a BCLK signal with the same frequency as the CPU clock can be output from the BCLK pin by setting the PM07 bit of PM0 register to 0 (output enabled). Note that when entering stop mode from high-speed or medium-speed mode, on-chip oscillator mode or on-chip oscillator low power dissipation mode, or when the CM05 bit in the CM0 register is set to 1 (main clock turned off) in low-speed mode, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode).

NOTE:

1. Not available memory expansion and microprocessor modes in T/V-ver..

8.2.2 Peripheral Function Clock (f1, f2, f8, f32, f1SIO, f2SIO, f8SIO, f32SIO, fAD, fCAN0, fCAN1, fC32)

These are operating clocks for the peripheral functions.

Two of these, fi (i = 1, 2, 8, 32) and fiSIO are derived from the main clock, PLL clock or on-chip oscillator clock by dividing them by i. The clock fi is used for timers A and B, and fiSIO is used for serial interface. The f8 and f32 clocks can be output from the CLKOUT pin.

The fAD clock is produced from the main clock, PLL clock or on-chip oscillator clock, and is used for the A/D converter.

The fCANi (i =0, 1) clock is derived from the main clock, PLL clock or on-chip oscillator clock by dividing them by 1 (undivided), 2, 4, 8, or 16, and is used for the CAN module.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to 1 (peripheral function clock turned off during wait mode), or when the MCU is in low power dissipation mode, the fi, fiSIO, fAD, fCAN0, and fCAN1 clocks are turned off ⁽¹⁾.

The fC32 clock is produced from the sub clock, and is used for timers A and B. This clock can be used when the sub clock is on.

NOTE:

1. fCAN0 and fCAN1 clocks stop at "H" in CAN0, 1 sleep mode.

8.3 Clock Output Function

During single-chip mode, the f8, f32, or fC clock can be output from the CLKOUT pin. Use bits CM01 to CM00 in the CM0 register to select.



8.4 Power Control

Normal operating mode, wait mode and stop mode are provided as the power consumption control. All mode states, except wait mode and stop mode, are called normal operating mode in this document.

8.4.1 Normal Operating Mode

Normal operating mode is further classified into seven sub modes.

In normal operating mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, sub clock or PLL clock, allow a sufficient wait time in a program until it becomes oscillating stably.

Note that operating modes cannot be changed directly from low speed or low power dissipation mode to on-chip oscillator or on-chip oscillator low power dissipation mode. Nor can operating modes be changed directly from on-chip oscillator or on-chip oscillator low power dissipation mode to low-speed or low power dissipation mode. Where the CPU clock source is changed from the on-chip oscillator to the main clock, change the operating mode to the medium-speed mode (divide-by-8 mode) after the clock was divided by 8 (the CM06 bit in the CM0 register was set to 1) in the on-chip oscillator mode.

8.4.1.1 High-Speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

8.4.1.2 PLL Operating Mode

The main clock multiplied by 2, 4, or 6 (1) provides the PLL clock, and this PLL clock serves as the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B. PLL operating mode can be entered from high speed mode. If PLL operating mode is to be changed to wait or stop mode, first go to high speed mode before changing.

NOTE:

1. The main clock multiplied by 6 is available Normal-ver. only.

8.4.1.3 Medium-Speed Mode

The main clock divided by 2, 4, 8, or 16 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

8.4.1.4 Low-Speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit in the CM2 register is set to 0 (on-chip oscillator turned off), and the on-chip oscillator clock is used when the CM21 bit is set to 1 (on-chip oscillator oscillating).

The fC32 clock can be used as the count source for timers A and B.

8.4.1.5 Low Power Dissipation Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fC32 clock can be used as the count source for timers A and B.

Simultaneously when this mode is selected, the CM06 bit in the CM0 register becomes 1 (divide-by-8 mode). In the low power dissipation mode, do not change the CM06 bit. Consequently, the medium speed (divide-by-8) mode is to be selected when the main clock is operated next.



8.4.1.6 On-chip Oscillator Mode

The on-chip oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for timers A and B. When the operating mode is returned to the high-speed and medium-speed modes, set the CM06 bit in the CM0 register to 1 (divide-by-8 mode).

8.4.1.7 On-chip Oscillator Low Power Dissipation Mode

The main clock is turned off after being placed in on-chip oscillator mode. The CPU clock can be selected as in on-chip oscillator mode. The on-chip oscillator clock is the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for timers A and B.

Table 8.3 lists the Setting Clock Related Bit and Modes.

Table 8.3 Setting Clock Related Bit and Modes

		CM2 Register		egister	CM0 Register				
Modes		CM21	CM11	CM17, CM16	CM07	CM06	CM05	CM04	
PLL opera	ating mode	0	1	00b	0	0	0	-	
High-spe	ed mode	0	0	00b	0	0	0	-	
Medium-	Divide-by-2	0	0	01b	0	0	0	-	
speed	Divide-by-4	0	0	10b	0	0	0	-	
mode	Divide-by-8	0	0	-	0	1	0	-	
	Divide-by-16	0	0	11b	0	0	0	-	
Low-spe	ed mode	-	0	-	1	-	0	1	
Low pow	er	0	0	-	1	1 (1)	1 ⁽¹⁾	1	
dissipation	on mode								
On-chip	No division	1	0	00b	0	0	0	-	
oscillator	Divide-by-2	1	0	01b	0	0	0	-	
mode	Divide-by-4	1	0	10b	0	0	0	-	
	Divide-by-8	1	0	-	0	1	0	-	
	Divide-by-16	1	0	11b	0	0	0	-	
On-chip low power mode	oscillator dissipation	1	0	(NOTE 2)	0	(NOTE 2)	1	-	

^{-: 0} or 1

- 1. When the CM05 bit is set to 1 (main clock turned off) in low-speed mode, the mode goes to low power dissipation mode and the CM06 bit is set to 1 (divide-by-8 mode) simultaneously.
- 2. The divide-by-n value can be selected the same way as in on-chip oscillator mode.

8.4.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU (because operated by the CPU clock) and the watchdog timer. However, if the PM22 bit in the PM2 register is 1 (on-chip oscillator clock for the watchdog timer count source), the watchdog timer remains active. Because the main clock, sub clock and on-chip oscillator clock all are on, the peripheral functions using these clocks keep operating.

8.4.2.1 Peripheral Function Clock Stop Function

If the CM02 bit in the CM0 register is 1 (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO, fAD, fCAN0, and fCAN1 clocks are turned off when in wait mode, with the power consumption reduced that much. However, fC32 remains on.

8.4.2.2 Entering Wait Mode

The MCU is placed into wait mode by executing the WAIT instruction.

When the CM11 bit = 1 (CPU clock source is the PLL clock), be sure to set the CM11 bit in the CM1 register to 0 (CPU clock source is the main clock) before going to wait mode. The power consumption of the chip can be reduced by setting the PLC07 bit in the PLC0 register to 0 (PLL stops).

8.4.2.3 Pin Status During Wait Mode

Table 8.4 lists the Pin Status During Wait Mode.

Table 8.4 Pin Status During Wait Mode

Pin		Memory Expansion Mode Microprocessor Mode (1)	Single-chip Mode		
A0 to A19	9, D0 to D15,	Retains status before wait mode	Does not become a bus control pin		
CS0 to C	S3, BHE (2)				
RD, WR,	WRL, WRH (2)	"H"			
HLDA, BO	CLK (2)	"H"			
ALE (2)		"L"			
I/O ports		Retains status before wait mode	Retains status before wait mode		
CLKOUT	When fC selected	Does not become a CLKOUT pin	Does not stop		
	When f8, f32		•CM02 bit = 0: Does not stop		
	selected		•CM02 bit = 1: Retains status before		
			wait mode		

NOTES:

- 1. Not available memory expansion and microprocessor modes in T/V-ver..
- 2. Not available the bus control pins in T/V-ver...

8.4.2.4 Exiting Wait Mode

The MCU exits wait mode by a hardware reset, NMI interrupt or peripheral function interrupt.

If the MCU exits wait mode by a hardware reset or NMI interrupt, set the peripheral function interrupt priority bits ILVL2 to ILVL0 to 000b (interrupt disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If the CM02 bit is 0 (peripheral function clocks not turned off during wait mode), peripheral function interrupts can be used to exit wait mode. If the CM02 bit is 1 (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit wait mode.

Table 8.5 lists the Interrupts to Exit Wait Mode and Use Conditions.



Table 8.5 Interrupts to Exit Wait Mode and Use Conditions

Interrupt	CM02 Bit = 0	CM02 Bit = 1
NMI interrupt	Can be used	Can be used
Serial interface interrupt	Can be used when operating with	Can be used when operating with
	internal or external clock	external clock
Key input interrupt	Can be used	Can be used
A/D conversion interrupt	Can be used in one-shot mode or	- (Do not use)
	single sweep mode	
Timer A interrupt	Can be used in all modes	Can be used in event counter mode
Timer B interrupt		or when the count source is fC32
INT interrupt	Can be used	Can be used
CAN0/1 wake-up interrupt	Can be used in CAN sleep mode	Can be used in CAN sleep mode

If the MCU exits wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

- (1) Set bits ILVL2 to ILVL0 in the interrupt control register, for peripheral function interrupts used to exit wait mode.
 - Bits ILVL2 to ILVL0 in all other interrupt control registers, for peripheral function interrupts not used to exit wait mode, are set to 000b (interrupt disabled).
- (2) Set the I flag to 1.
- (3) Start operating the peripheral functions used to exit wait mode.

 When the peripheral function interrupt is used, an interrupt routine is performed as soon as an interrupt request is acknowledged and the CPU clock is supplied again.

When the MCU exits wait mode by the peripheral function interrupt, the CPU clock is the same clock as the CPU clock executing the WAIT instruction.



8.4.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to VCC pin is VRAM or more, the internal RAM is retained.

However, the peripheral functions clocked by external signals keep operating.

Table 8.6 lists the Interrupts to Stop Mode and Use Conditions.

Table 8.6 Interrupts to Stop Mode and Use Conditions

Interrupt	Condition
NMI interrupt	Can be used
Key input interrupt	Can be used
INT interrupt	Can be used
Timer A interrupt	Can be used
Timer B interrupt	(when counting external pulses in event counter mode)
Serial interface interrupt	Can be used (when external clock is selected)
CAN0/1 wake-up interrupt	Can be used (when CAN sleep mode is selected)

8.4.3.1 Entering Stop Mode

The MCU is placed into stop mode by setting the CM10 bit in the CM1 register to 1 (all clocks turned off). At the same time, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode) and the CM15 bit in the CM1 register is set to 1 (main clock oscillator circuit drive capability high).

Before entering stop mode, set the CM20 bit in the CM2 register to 0 (oscillation stop, re-oscillation detection function disabled).

Also, if the CM11 bit in the CM1 register is 1 (PLL clock for the CPU clock source), set the CM11 bit to 0 (main clock for the CPU clock source) and the PLC07 bit in the PLC0 register to 0 (PLL turned off) before entering stop mode.

8.4.3.2 Pin Status in Stop Mode

Table 8.7 lists the Pin Status in Stop Mode.

Table 8.7 Pin Status in Stop Mode

	Pin	Memory Expansion Mode Microprocessor Mode (1)	Single-chip Mode
A0 to A19	9, D0 to D15,	Retains status before stop mode	Does not become a bus control pin
CS0 to C	S3, BHE (2)		
RD, WR,	WRL, WRH (2)	"H"	
HLDA, BO	CLK (2)	"H"	
ALE (2)		undefined	
I/O ports		Retains status before stop mode	Retains status before stop mode
CLKOUT	When fC selected	Does not become a CLKOUT pin	"H"
	When f8, f32		Retains status before stop mode
	selected		

- 1. Not available memory expansion and microprocessor modes in T/V-ver..
- 2. Not available the bus control pins in T/V-ver..



8.4.3.3 Exiting Stop Mode

Stop mode is exited by a hardware reset, NMI interrupt or peripheral function interrupt.

When the hardware reset or NMI interrupt is used to exit stop mode, set all ILVL2 to ILVL0 bits in the interrupt control registers for the peripheral function interrupt to 000b (interrupt disabled) before setting the CM10 bit in the CM1 register to 1.

When the peripheral function interrupt is used to exit stop mode, set the CM10 bit to 1 after the following settings are completed.

- (1) Set bits ILVL2 to ILVL0 in the interrupt control registers to decide the peripheral priority level of the peripheral function interrupt.
 - Set the interrupt priority levels of the interrupts, not being used to exit stop mode, to 0 by setting the all ILVL2 to ILVL0 bits to 000b (interrupt disabled).
- (2) Set the I flag to 1.
- (3) Start operation of peripheral function being used to exit wait mode.
 - When exiting stop mode by the peripheral function interrupt, the interrupt routine is performed when an interrupt request is generated and the CPU clock is supplied again.

When stop mode is exited by the peripheral function interrupt or NMI interrupt, the CPU clock source is as follows, in accordance with the CPU clock source setting before the MCU had entered stop mode.

- When the sub clock is the CPU clock before entering stop mode: Sub clock
- When the main clock is the CPU clock source before entering stop mode:

Main clock divided by 8

• When the on-chip oscillator clock is the CPU clock source before entering stop mode:

On-chip oscillator clock divided by 8



Figure 8.12 shows the State Transition to Stop Mode and Wait Mode. Figure 8.13 shows the State Transition in Normal Operating Mode.

Table 8.8 shows a state transition matrix describing allowed transition and setting. The vertical line shows current state and horizontal line show state after transition.





Figure 8.12 State Transition to Stop Mode and Wait Mode



- 4. Change bits CM17 and CM16 before changing the CM06 bit.
- 5. Transit in accordance with arrow.
- 6. The PM20 bit in the PM2 register become effective when the PLC07 bit is set to 1 (PLL on). Change the PM20 bit when the PLC07 bit is set to 0 (PLL off). Set the PM20 bit to 0 (2 waits) when PLL clock > 16 MHz.
- 7. Set the CM06 bit to 1 (divide-by-8 mode) before changing back the operating mode from on-chip oscillator mode to high-speed or middle-speed mode.
- 8. When the CM21 bit = 0 (on-chip oscillator turned off) and the CM05 bit = 1 (main clock turned off), the CM06 bit is fixed to 1 (divide-by-8 mode) and the CM15 bit is fixed to 1 (drive capability High).

Figure 8.13 State Transition in Normal Operating Mode

Table 8.8 Allowed Transition and Setting (9)

				5	State after	Transition	า		
		High-Speed Mode, Medium-Speed Mode	Low-Speed Mode ⁽²⁾	Low Power Dissipation Mode	١	NAI -	On-chip Oscillator Low Power Dissipation Mode	Stop Mode	Wait Mode
	High-speed mode, medium-speed mode	(NOTE 8)	(9) ⁽⁷⁾	_	(13) (3)	(15)	_	(16) (1)	(17)
	Low-speed mode (2)	(8)		(11) (1) (6)	_	_	_	(16) (1)	(17)
σ.	Low power dissipation mode	-	(10)		_	-	_	(16) (1)	(17)
t State	PLL operating mode (2)	(12) (3)	_	_		_	_	-	-
Current	On-chip oscillator mode	(14) (4)	-	-	_	(NOTE 8)	(11) (1)	(16) (1)	(17)
	On-chip oscillator low power dissipation mode	-	-	-	_	(10)	(NOTE 8)	(16) (1)	(17)
	Stop mode	(18) (5)	(18)	(18)	_	(18) (5)	(18) (5)		_
	Wait mode	(18)	(18)	(18)	_	(18)	(18)	_	

-: Cannot transit

NOTES:

- 1. Avoid making a transition when the CM20 bit is set to 1 (oscillation stop, re-oscillation detection function enabled). Set the CM20 bit to 0 (oscillation stop, re-oscillation detection function disabled) before transiting.
- 2. On-chip oscillator clock oscillates and stops in low-speed mode. In this mode, the on-chip oscillator can be used as peripheral function clock. Sub clock oscillates and stops in PLL operating mode. In this mode, sub clock can be used as peripheral function clock.
- 3. PLL operating mode can only be entered from and changed to high-speed mode.
- 4. Set the CM06 bit to 1 (divide-by-8 mode) before transiting from on-chip oscillator mode to high-speed or medium-speed mode.
- 5. When exiting stop mode, the CM06 bit is set to 1 (divide-by-8 mode).
- 6. If the CM05 bit is set to 1 (main clock stop), then the CM06 bit is set to 1 (divide-by-8 mode).
- 7. A transition can be made only when sub clock is oscillating.
- 8. State transitions within the same mode (divide-by-n values changed or sub clock oscillation turned on or off) are shown in the table below.

		Sub Clock Oscillating					Sub Clock Turned Off				
		No Division	Divide- by-2	Divide- by-4	Divide- by-8	Divide- by-16	No Division	Divide- by-2	Divide- by-4	Divide- by-8	Divide- by-16
Sub Clock Oscillating	No division		(4)	(5)	(7)	(6)	(1)	_	-	_	-
	Divide-by-2	(3)		(5)	(7)	(6)	-	(1)	-	_	-
	Divide-by-4	(3)	(4)		(7)	(6)	-	_	(1)	_	-
	Divide-by-8	(3)	(4)	(5)		(6)	-	-	-	(1)	-
	Divide-by-16	(3)	(4)	(5)	(7)		-	_	-	_	(1)
Sub Clock Turned Off	No division	(2)	-	_	-	_		(4)	(5)	(7)	(6)
	Divide-by-2	-	(2)	_	-	_	(3)		(5)	(7)	(6)
	Divide-by-4	-	-	(2)	-	_	(3)	(4)		(7)	(6)
	Divide-by-8	-	_	_	(2)	_	(3)	(4)	(5)		(6)
	Divide-by-16	_	_	_	_	(2)	(3)	(4)	(5)	(7)	

9. ():setting method. See right table.

	Setting	Operation			
(1)	CM04=0	Sub clock turned off			
(2)		Sub clock oscillating			
(3)	CM06=0 CM17=0 CM16=0	CPU clock no division mode			
(4)	CM06=0 CM17=0 CM16=1	CPU clock divide-by-2 mode			
(5)	CM06=0 CM17=1 CM16=0	CPU clock divide-by-4 mode			
(6)	CM06=0 CM17=1 CM16=1	CPU clock divide-by-16 mode			
(7)	CM06=1	CPU clock divide-by-8 mode			
(8)	CM07=0	Main clock, PLL clock or on-chip oscillator clock selected			
(9)	CM07=1	Sub clock selected			
	CM05=0	Main clock oscillating			
(11)	CM05=1	Main clock turned off			
(12)		Main clock selected			
(13)	PLC07=1 CM11=1	PLL clock selected			
(14)	CM21=0	Main clock or PLL clock selected			
ĺ <i>′</i>	CM21=1	On-chip oscillator clock selected			
(16)	CM10=1	Transition to stop mode			
(17)	WAIT instruction	Transition to wait mode			
(18)	Hardware interrupt	Exit stop mode or wait mode			

CM04, CM05, CM06, CM07: Bits in CM0 register CM10, CM11, CM16, CM17: Bits in CM1 register CM20, CM21 : Bits in CM2 register PLC07 : Bit in PLC0 register

8.5 Oscillation Stop and Re-oscillation Detection Function

The oscillation stop and re-oscillation detection function is such that main clock oscillation circuit stop and re-oscillation are detected. At oscillation stop, re-oscillation detection, reset or oscillation stop, re-oscillation detection interrupt request are generated. Which is to be generated can be selected using the CM27 bit in the CM2 register.

The oscillation stop and re-oscillation detection function can be enabled and disabled using the CM20 bit in the CM2 register.

Table 8.9 lists a Specification Overview of Oscillation Stop and Re-oscillation Detection Function.

Table 8.9 Specification Overview of Oscillation Stop and Re-oscillation Detection Function

Item	Specification		
Oscillation stop detectable clock and	f(XIN) ≥ 2 MHz		
frequency bandwidth			
Enabling condition for oscillation stop	Set CM20 bit to 1 (enabled)		
and re-oscillation detection function			
Operation at oscillation stop,	•Reset occurs (when CM27 bit = 0)		
re-oscillation detection	•Oscillation stop, re-oscillation detection interrupt is generated (when CM27 bit =1)		

8.5.1 Operation when CM27 Bit = 0 (Oscillation Stop Detection Reset)

Where main clock stop is detected when the CM20 bit is 1 (oscillation stop, re-oscillation detection function enabled), the MCU is initialized, coming to a halt (oscillation stop reset; refer to 4. Special Function Registers (SFRs), 5. Resets).

This status is reset with hardware reset. Also, even when re-oscillation is detected, the MCU can be initialized and stopped; it is, however, necessary to avoid such usage (During main clock stop, do not set the CM20 bit to 1 and the CM27 bit to 0).

8.5.2 Operation when CM27 Bit = 1 (Oscillation Stop, Re-oscillation Detection Interrupt)

Where the main clock corresponds to the CPU clock source and the CM20 bit is 1 (oscillation stop, re-oscillation detection function enabled), the system is placed in the following state if the main clock comes to a halt:

- Oscillation stop, re-oscillation detection interrupt request is generated.
- The on-chip oscillator starts oscillation, and the on-chip oscillator clock becomes the clock source for CPU clock and peripheral functions in place of the main clock.
- CM21 bit = 1 (on-chip oscillator clock is the clock source for CPU clock)
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)

Where the PLL clock corresponds to the CPU clock source and the CM20 bit is 1, the system is placed in the following state if the main clock comes to a halt: Since the CM21 bit remains unchanged, set it to 1 (on-chip oscillator clock) inside the interrupt routine.

- Oscillation stop, re-oscillation detection interrupt request is generated.
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)
- CM21 bit remains unchanged

Where the CM20 bit is 1, the system is placed in the following state if the main clock re-oscillates from the stop condition:

- Oscillation stop, re-oscillation detection interrupt request is generated.
- CM22 bit = 1 (main clock re-oscillation detected)
- CM23 bit = 0 (main clock oscillation)
- CM21 bit remains unchanged



8.5.3 How to Use Oscillation Stop and Re-oscillation Detection Function

- The oscillation stop, re-oscillation detection interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt.
- Where the main clock re-oscillated after oscillation stop, the clock source for the CPU clock and peripheral function must be switched to the main clock in the program. Figure 8.14 shows the Procedure to Switch Clock Source from On-chip Oscillator to Main Clock.
- Simultaneously with oscillation stop, re-oscillation detection interrupt request occurrence, the CM22 bit becomes 1. When the CM22 bit is set at 1, oscillation stop, re-oscillation detection interrupt are disabled. By setting the CM22 bit to 0 in the program, oscillation stop, re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is 1, an oscillation stop, re-oscillation detection interrupt request is generated. At the same time, the on-chip oscillator starts oscillating. In this case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred, the peripheral function clocks now are derived from the on-chip oscillator clock.
- To enter wait mode while using the oscillation stop and re-oscillation detection function, set the CM02 bit to 0 (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop and re-oscillation detection function is provided in preparation for main clock stop due to external sources, set the CM20 bit to 0 (oscillation stop, re-oscillation detection function disabled) where the main clock is stopped or oscillated in the program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to 0.




Figure 8.14 Procedure to Switch Clock Source from On-chip Oscillator to Main Clock

9. Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily.


Figure 9.1 shows the PRCR Register. The registers protected by the PRCR register are listed below.

- Registers protected by the PRC0 bit: Registers CM0, CM1, CM2, PLC0, PCLKR, and CCLKR
- Registers protected by the PRC1 bit: Registers PM0, PM1, PM2, TB2SC, INVC0, and INVC1
- Registers protected by the PRC2 bit: Registers PD7, PD9, S3C, S4C, S5C, and S6C (1)

NOTE:

1. Registers S5C and S6C are only in the 128-pin version.

Set the PRC2 bit to 1 (write enabled) and then write to given address, and the PRC2 bit will be set to 0 (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to 1. Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to 1 and the next instruction. Bits PRC0 and PRC1 are not automatically set to 0 by writing to given address. They can only be set to 0 in a program.



NOTES:

- 1. The PRC2 bit is set to 0 by writing to given address after setting it to 1. Other bits are not set to 0 by writing to given address, and must therefore be set in a program.
- 2. Registers S5C and S6C are only in the 128-pin veresion.

Figure 9.1 PRCR Register

10. Interrupts

10.1 Type of Interrupts

Figure 10.1 shows the Types of Interrupts.




Figure 10.1 Types of Interrupts

- Maskable interrupt:

 An interrupt which can be enabled (disabled) by the interrupt enable flag
 (I flag) or whose interrupt priority can be changed by priority level.
- Non-maskable interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority **cannot be changed** by priority level.

10.2 Software Interrupts

A software interrupt is generated when executing certain instructions. Software interrupts are non-maskable interrupts.

10.2.1 Undefined Instruction Interrupt

An undefined instruction interrupt is generated when executing the UND instruction.

10.2.2 Overflow Interrupt

An overflow interrupt is generated when executing the INTO instruction with the O flag in the FLG register set to 1 (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

10.2.3 BRK Interrupt

A BRK interrupt is generated when executing the BRK instruction.

10.2.4 INT Instruction Interrupt

An INT instruction interrupt is generated when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 1 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is set to 0 (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



10.3 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

10.3.1 Special Interrupts

Special interrupts are non-maskable interrupts.

10.3.1.1 NMI Interrupt

An NMI interrupt is generated when input on the NMI pin changes state from high to low. For details, refer to 10.7 NMI Interrupt.

10.3.1.2 DBC Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development tools.

10.3.1.3 Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to **11. Watchdog Timer**.

10.3.1.4 Oscillation Stop and Re-oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop and re-oscillation detection function, refer to **8. Clock Generation Circuit**.

10.3.1.5 Single-Step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development tools.

10.3.1.6 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by registers RMAD0 to RMAD3 that corresponds to one of the AIER0 or AIER1 bit in the AIER register or the AIER20 or AIER21 bit in the AIER2 register which is 1 (address match interrupt enabled). For details, refer to 10.10 Address Match Interrupt.

10.3.2 Peripheral Function Interrupts

The peripheral function interrupt is generated when a request from the peripheral functions in the MCU is acknowledged. The peripheral function interrupt is a maskable interrupt. See **Table 10.2 Relocatable Vector Tables** about how the peripheral function interrupt occurs. Refer to the descriptions of each function for details.



10.4 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 10.2 shows the Interrupt Vector.




Figure 10.2 Interrupt Vector

10.4.1 Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDCh to FFFFFh. Table 10.1 lists the Fixed Vector Tables. In the flash memory version of MCU, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to **21.2 Functions to Prevent Flash Memory from Rewriting**.

Table 10.1 Fixed Vector Tables

Interrupt Source	Vector table Addresses Address (L) to Address (H)	Reference	
Undefined instruction (UND instruction)	FFFDChto FFFDFh	M16C/60, M16C/20, M16C/Tiny	
Overflow (INTO instruction)	FFFE0h to FFFE3h	Series Software Manual	
BRK instruction (2)	FFFE4h to FFFE7h		
Address match	FFFE8h to FFFEBh	10.10 Address Match Interrupt	
Single step (1)	FFFECh to FFFEFh	-	
Oscillation stop and re-oscillation detection,	FFFF0h to FFFF3h	8. Clock Generation Circuit	
Watchdog timer		11. Watchdog Timer	
DBC (1)	FFFF4h to FFFF7h	-	
NMI	FFFF8h to FFFFBh	10.7 NMI Interrupt	
Reset	FFFFCh to FFFFFh	5. Resets	

NOTES:

- 1. Do not normally use this interrupt because it is provided exclusively for use by development tools.
- 2. If the contents of address FFFE7h is FFh, program execution starts from the address shown by the vector in the relocatable vector table.

10.4.2 Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a relocatable vector table area. Table 10.2 lists the Relocatable Vector Tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than in the case of odd addresses.



Table 10.2 Relocatable Vector Tables

Interrupt Source	Vector Address ⁽¹⁾ Address (L) to Address (H)	Software Interrupt Number	Reference
BRK instruction (2)	+0 to +3 (0000h to 0003h)	0	M16C/60, M16C/20, 16C/Tiny
	(00000000000000000000000000000000000000		Series Software Manual
CAN0/1 wake-up (10)	+4 to +7 (0004h to 0007h)	1	19. CAN Module
CAN0 successful reception	+8 to +11 (0008h to 000Bh)	2	
CAN0 successful transmission	+12 to +15 (000Ch to 000Fh)	3	
ĪNT3	+16 to +19 (0010h to 0013h)	4	10.6 INT Interrupt
Timer B5, SI/O5 (12)	+20 to +23 (0014h to 0017h)	5	13. Timers
Timer B4, UART1 bus collision detection (3) (9)	+24 to +27 (0018h to 001Bh)	6	15. Serial Interface
Timer B3, UART0 bus collision detection (4) (9)	+28 to +31 (001Ch to 001Fh)	7	
CAN1 successful reception, SI/O4, INT5 (5)	+32 to +35 (0020h to 0023h)	8	19. CAN Module, 15. Serial
CAN1 successful transmission, SI/O3, INT4 (6)	+36 to +39 (0024h to 0027h)	9	Interface, 10.6 INT Interrupt
UART2 bus collision detection (9)	+40 to +43 (0028h to 002Bh)	10	15. Serial Interface
DMA0	+44 to +47 (002Ch to 002Fh)	11	12. DMAC
DMA1	+48 to +51 (0030h to 0033h)	12	
CAN0/1 error (11) (17)	+52 to +55 (0034h to 0037h)	13	19. CAN Module
A/D, Key input (7) (17)	+56 to +59 (0038h to 003Bh)	14	16. A/D Convertor, 10.8 Key Input Interrupt
UART2 transmission, NACK2 (8)	+60 to +63 (003Ch to 003Fh)	15	15. Serial nterface
UART2 reception, ACK2 (8)	+64 to +67 (0040h to 0043h)	16	
UART0 transmission, NACK0 (8)	+68 to +71 (0044h to 0047h)	17	
UART0 reception, ACK0 (8)	+72 to +75 (0048h to 004Bh)	18	
UART1 transmission, NACK1 (8)	+76 to +79 (004Ch to 004Fh)	19	
UART1 reception, ACK1 (8)	+80 to +83 (0050h to 0053h)	20	
Timer A0	+84 to +87 (0054h to 0057h)	21	13. Timers
Timer A1	+88 to +91 (0058h to 005Bh)	22	
Timer A2, INT7 (13)	+92 to +95 (005Ch to 005Fh)	23	13. Timers
Timer A3, INT6 (14)	+96 to +99 (0060h to 0063h)	24	10.6 INT Interrupt
Timer A4	+100 to +103 (0064h to 0067h)	25	13. Timers
Timer B0, SI/O6 (15)	+104 to +107 (0068h to 006Bh)	26	13. Timers, 15. Serial Interface
Timer B1, INT8 (16)	+108 to +111 (006Ch to 006Fh)	27	13. Timers, 10.6 INT Interrupt
Timer B2	+112 to +115 (0070h to 0073h)	28	13. Timers
ĪNT0	+116 to +119 (0074h to 0077h)	29	10.6 INT Interrupt
INT1	+120 to +123 (0078h to 007Bh)	30	
ĪNT2	+124 to +127 (007Ch to 007Fh)	31	
INT instruction interrupt (2)	+128 to +131 (0080h to 0083h)	32	M16C/60, M16C/20, 16C/Tiny
	to	to	Series Software Manual
	+252 to + 255 (00FCh to 00FFh)	63	

- 1. Address relative to address in INTB.
- These interrupts cannot be disabled using the I flag.
- Use the IFSR07 bit in the IFSR0 register to select.
- Use the IFSR06 bit in the IFSR0 register to select.
- Use the IFSR17 bit in the IFSR1 register to select.
 - Furthermore, use the IFSR03 bit in the IFSR0 register to select, when selecting CAN1 successful reception or SI/O4.
- Use the IFSR16 bit in the IFSR1 register to select.
- Furthermore, use the IFSR00 bit in the IFSR0 register to select, when selecting CAN1 successful transmission or SI/O3.
- Use the IFSR01 bit in the IFSR0 register to select.
- During I²C mode, NACK and ACK interrupts comprise the interrupt source.
- Bus collision detection: During IE mode, this bus collision detection constitutes the interrupt source.
- During I²C mode, a start condition or a stop condition detection constitutes the interrupt source. 10. Use the IFSR02 bit in the IFSR0 register to select. When the IFSR02 bit = 0, CAN0/1 wake-up is selected. When the IFSR02 bit
- = 1, CAN0 wake-up/error is selected. 11. Use the IFSR02 bit in the IFSR0 register to select. When the IFSR02 bit = 0, CAN0/1 error is selected. When the IFSR02 bit = 1,
- CAN1 wake-up/error is selected.
- 12. Use the IFSR04 bit in the IFSR0 register to select.
- SI/O5 is only in the 128-pin version. In the 100-pin version, set the IFSR04 bit to 0 (Timer B5). 13. Use the IFSR20 bit in the IFSR2 register to select.
- INT7 is only in the 128-pin version. In the 100-pin version, set the IFSR20 bit to 0 (Timer A2).
- 14. Use the IFSR21 bit in the IFSR2 register to select. INT6 is only in the 128-pin version. In the 100-pin version, set the IFSR21 bit to 0 (Timer A3).
- 15. Use the IFSR05 bit in the IFSR0 register to select.
- SI/O6 is only in the 128-pin version. In the 100-pin version, set the IFSR05 bit to 0 (Timer B0). 16. Use the IFSR22 bit in the IFSR2 register to select.
 - INT8 is only in the 128-pin version. In the 100-pin version, set the IFSR22 bit to 0 (Timer B1).
- 17. If the PCLK6 bit in the PCLKR register is set to 1, software interrupt number 13 can be changed to CAN0/1 error or key input interrupt, and software interrupt number 14 can be changed to A/D interrupt. (The software interrupt number of key input is changed from 14 to 13) Use the IFSR26 bit in the IFSR2 register to select when selecting CAN0/1 error or key input.




10.5 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to non-maskable interrupts.

Use the I flag in the FLG register, IPL, and bits ILVL2 to ILVL0 in the each interrupt control register to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in the each interrupt control register.


Figures 10.3 and 10.4 show the Interrupt Control Registers.



- 1. To rewrite the interrupt control registers, do so at a point that does not generate the interrupt request for that register. For details, refer to 23.8 Interrupt.
- 2. Use the IFSR07 bit in the IFSR0 register to select.
- 3. Use the IFSR06 bit in the IFSR0 register to select.
- 4. This bit can only be reset by writing 0 (do not write 1).
- 5. Use the IFSR04 bit in the IFSR0 register to select.
- The S5IC register is only in the 128-pin version. In the 100-pin version, set the IFSR04 bit to 0 (timer B5).
- 6. If the PCLK6 bit in the PCLKR register is set to 1, C01ERRIC/KUPIC register can be assigned in an address 004Dh, and the ADIC register can be assigned in an address 004Eh. (SFR location of the KUPIC register is changed from address 004Eh to address 004Dh.)
- 7. Use the IFSR05 bit in the IFSR0 register to select.
 - The S6IC register is only in the 128-pin version. In the 100-pin version, set the IFSR05 bit to 0 (timer B0).
- 8. When the IFSR02 bit in the IFSR0 register = 0 (CAN0/1 wake-up or error), CAN0/1 wake-up is selected. When the IFSR02 bit = 1 (CAN0 wake-up/error or CAN1 wake-up/error), CAN0 wake-up/error is selected.
- 9. When the IFSR02 bit = 0, CAN0/1 error is selected. When the IFSR02 bit = 1, CAN1 wake-up/error is selected.

Figure 10.3 Interrupt Control Registers (1)





- 1. To rewrite the interrupt control registers, do so at a point that does not generate the interrupt request for that register. For details, refer to 23.8 Interrupt.
- 2. When the BYTE pin is low and the processor mode is memory expansion or microprocessor mode, set the ILVL2 to ILVL0 bits in the INT5IC to INT3IC registers to 000b (interrupt disabled).
 - * Not available memory expansion and microprocessor modes in T/V-ver...
- 3. This bit can only be reset by writing 0 (do not write 1).
- 4. If bits IFSR10 to IFSR15 in the IFSR1 register and bits IFSR23 to IFSR25 in the IFSR2 register are 1 (both edges), set the POL bit in registers INT0IC to INT8IC to 0 (falling edge). Registers INT6IC to INT8IC are in the 128-pin version.
- 5. Set the POL bit in the S3IC register to 0 (falling edge) when the IFSR00 bit in the IFSR0 register = 1 and the IFSR16 bit in the IFSR1 register = 0 (SI/O3 selected).
- 6. Set the POL bit in the S4IC register to 0 (falling edge) when the IFSR03 bit in the IFSR0 register = 1 and the IFSR17 bit in the IFSR1 register = 0 (SI/O4 selected).
- 7. Use the IFSR03 bit in the IFSR0 register and the IFSR17 bit in the IFSR1 register to select.
- 8. Use the IFSR00 bit in the IFSR0 register and the IFSR16 bit in the IFSR1 register to select.
- 9. Use the IFSR20 bit in the IFSR2 register to select.
 - The INT7IC register is only in the 128-pin version. In the 100-pin version, set the IFSR20 bit to 0 (timer A2).
- 10. Use the IFSR21 bit in the IFSR2 register to select.
 - The INT6IC register is only in the 128-pin version. In the 100-pin version, set the IFSR21 bit to 0 (timer A3).
- 11. Use the IFSR22 bit in the IFSR2 register to select.
 - The INT8IC register is only in the 128-pin version. In the 100-pin version, set the IFSR22 bit to 0 (timer B1).

Figure 10.4 Interrupt Control Registers (2)

10.5.1 I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to 1 (enabled) enables the maskable interrupt. Setting the I flag to 0 (disabled) disables all maskable interrupts.

10.5.2 IR Bit

The IR bit is set to 1 (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is set to 0 (interrupt not requested).

The IR bit can be set to 0 in a program. Note that do not write 1 to this bit.

10.5.3 Bits ILVL2 to ILVL0 and IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 10.3 shows the settings of interrupt priority levels and Table 10.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- \cdot I flag = 1
- \cdot IR bit = 1
- · interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0 and IPL are independent of each other. In no case do they affect one another.

Table 10.3 Settings of Interrupt Priority Levels

Bits ILVL2 to ILVL0	Interrupt Priority Level	Priority Order
000b	Level 0 (Interrupt disabled)	-
001b	Level 1	Low
010b	Level 2	
011b	Level 3	
100b	Level 4	
101b	Level 5	
110b	Level 6	₩
111b	Level 7	High

Table 10.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled Interrupt Priority Levels
000b	Interrupt levels 1 and above are enabled
001b	Interrupt levels 2 and above are enabled
010b	Interrupt levels 3 and above are enabled
011b	Interrupt levels 5 and above are enabled
100b	Interrupt levels 5 and above are enabled
101b	Interrupt levels 6 and above are enabled
110b	Interrupt levels 7 and above are enabled
111b	All maskable interrupts are disabled

10.5.4 Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt request is generated while an instruction is being executing, the CPU determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. However, for the SMOVB, SMOVF, SSTR or RMPA instruction, if an interrupt request is generated while the instruction is being executing, the MCU temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below.

Figure 10.5 shows the Time Required for Executing Interrupt Sequence.

- (1) The CPU obtains interrupt information (interrupt number and interrupt request level) by reading address 000000h. Then, the IR bit applicable to the interrupt information is set to 0 (interrupt requested).
- (2) The FLG register, prior to an interrupt sequence, is saved to a temporary register (1) within the CPU.
- (3) Flags I, D, and U in the FLG register become as follows:
 - The I flag is set to 0 (interrupt disabled)
 - The D flag is set to 0 (single-step interrupt disabled)
 - The U flag is set to 0 (ISP selected)

However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.

- (4) The temporary register (1) within the CPU is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the acknowledged interrupt in IPL is set.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, an instruction is executed from the starting address of the interrupt routine.

NOTE:

1. This register cannot be accessed by user.





Figure 10.5 Time Required for Executing Interrupt Sequence



10.5.5 Interrupt Response Time

Figure 10.6 shows the Interrupt Response Time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed ((a) on Figure 10.6) and a time during which the interrupt sequence is executed ((b) on Figure 10.6).



- (a) A time from when an interrupt request is generated till when the instruction then executing is completed. The length of this time varies with the instruction being executed. The DIVX instruction requires the longest time, which is equal to 30 cycles (without wait state, the divisor being a register).
- (b) A time during which the interrupt sequence is executed. For details, see the table below. Note, however, that the values in this table must be increased 2 cycles for the DBC interrupt and 1 cycle for the address match and single-step interrupts.

Interrupt Vector Address	SP Value	16-bit Bus, without Wait	8-bit Bus, without Wait
Even	Even	18 cycles	20 cycles
	Odd	19 cycles	
Odd	Even	19 cycles	
	Odd	20 cycles	

Figure 10.6 Interrupt Response Time

10.5.6 Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 10.5 is set in the IPL. Table 10.5 shows the IPL Level that is Set to IPL when Software or Special Interrupts is Accepted.

Table 10.5 IPL Level that is Set to IPL when Software or Special Interrupt is Accepted

Interrupt Sources	Value that is Set to IPL
Oscillation stop and re-oscillation detection, Watchdog timer, NMI	7
Software, Address match, DBC, Single-step	Not changed



10.5.7 Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved.

Figure 10.7 shows the Stack Status Before and After Acceptance of Interrupt Request.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 10.7 Stack Status Before and After Acceptance of Interrupt Request

The register saving operation carried out in the interrupt sequence is dependent on whether the SP ⁽¹⁾, at the time of acceptance of an interrupt request, is even or odd. If the SP ⁽¹⁾ is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 10.8 shows the Register Saving Operation.

NOTE:

1. When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 10.8 Register Saving Operation



10.5.8 Returning from Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Register bank is switched back to the bank used prior to the interrupt sequence by the REIT instruction.

10.5.9 Interrupt Priority

If two or more interrupt requests are sampled at the same sampling points (a timing to detect whether an interrupt request is generated or not), the interrupt request with the highest priority is acknowledged.

For maskable interrupts (peripheral functions interrupt), any desired priority level can be selected using bits ILVL2 to ILVL0. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware.

Figure 10.9 shows the Hardware Interrupts Priority.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.




Figure 10.9 Hardware Interrupt Priority

10.5.10 Interrupt Priority Level Select Circuit

The interrupt priority level select circuit selects the highest priority interrupt when two or more interrupt requests are sampled at the same sampling point.

Figure 10.10 shows the Interrupts Priority Select Circuit.






Figure 10.10 Interrupts Priority Select Circuit

10.6 INT Interrupt

INTi interrupt (i = 0 to 8) (1) is triggered by the edges of external inputs. The edge polarity is selected using bits IFSR10 to IFSR15 in the IFSR1 register and bits IFSR23 to IFSR25 in the IFSR2 register.

INT4 share the interrupt vector and interrupt control register with CAN1 successful transmission and SI/O3, INT5 share with CAN1 successful reception and SI/O4, INT6 share with timer A3, INT7 share with timer A2, INT8 share with timer B1. To use the INT4 to INT8 interrupts (1), set the each bits as follows.

- To use the INT4 interrupt: Set the IFSR16 bit in the IFSR1 register to 1 (INT4).
- To use the INT5 interrupt: Set the IFSR17 bit in the IFSR1 register to 1 (INT5).
- To use the INT6 interrupt: Set the IFSR21 bit in the IFSR2 register to 1 (INT6). (1)
- To use the INT7 interrupt: Set the IFSR20 bit in the IFSR2 register to 1 (INT7). (1)
- To use the INT8 interrupt: Set the IFSR22 bit in the IFSR2 register to 1 (INT8). (1)


After modifying bits IFSR16, IFSR17, IFSR20, IFSR21, and IFSR22, set the corresponding IR bit to 0 (interrupt not requested) before enabling the interrupt.

NOTE:

1. $\overline{\text{INT6}}$ to $\overline{\text{INT8}}$ interrupts are only in the 128-pin version.


Figures 10.11 to 10.13 show Registers IFSR0, IFSR1, and IFSR2.






- 1. When the IFSR16 bit in the IFSR1 register = 0, CAN1 successful transmission and SI/O3 share the vector and interrupt control register. When using the CAN1 successful transmission interrupt, set the IFSR00 bit to 0 (CAN1 successful transmission). When using SI/O3 interrupt, set the IFSR00 bit to 1 (SI/O3).
- 2. When the PCLK6 bit in the PCLKR register = 0, A/D conversion and key input share the vector and interrupt control register. When using the A/D conversion interrupt, set the IFSR01 bit to 0 (A/D conversion). When using the key input interrupt, set the IFSR01 bit to 1 (key input).
- 3. If this bit is set to 0, the software interrupt number 1 is selected CAN0/1 wake-up and the interrupt number 13 is selected CAN0/1 error. If this bit is set to 1, the interrupt number 1 is selected CAN0 wake-up/error and the interrupt number 13 is selected CAN1 wake-up/error.
- 4. When the IFSR17 bit in the IFSR1 register = 0, CAN1 successful reception and SI/O4 share the vector and interrupt control register. When using the CAN1 successful reception interrupt, set the IFSR03 bit to 0 (CAN1 successful reception). When using SI/O4 interrupt, set the IFSR03 bit to 1 (SI/O4).
- 5. Timer B5 and SI/O5 share the vector and interrupt control register. When using the timer B5 interrupt, set the IFSR04 bit to 0 (timer B5). When using SI/O5 interrupt, set the IFSR04 bit to 1 (SI/O5). The SI/O5 interrupt is only in the 128-pin version. In the 100-pin version, set the IFSR04 bit to 0
- 6. Timer B0 and SI/O6 share the vector and interrupt control register. When using the timer B0 interrupt, set the IFSR05 bit to 0 (timer B0). When using SI/O6 interrupt, set the IFSR05 bit to 1 (SI/O6). The SI/O6 interrupt is only in the 128-pin version. In the 100-pin version, set the IFSR05 bit to 0
- 7. Timer B3 and UART0 bus collision detection share the vector and interrupt control register. When using the timer B3 interrupt, set the IFSR06 bit to 0 (timer B3).
 - When using UART0 bus collision detection, set the IFSR06 bit to 1 (UART0 bus collision detection).
- 8. Timer B4 and UART1 bus collision detection share the vector and interrupt control register. When using the timer B4 interrupt, set the IFSR07 bit to 0 (timer B4). When using UART1 bus collision detection, set the IFSR07 bit to 1 (UART1 bus collision detection).

Figure 10.11 IFSR0 Register



- 1. When setting this bit to 1 (both edges), make sure the POL bit in registers INT0IC to INT5IC is set to 0 (falling edge).
- 2. CAN1 successful transmission, SI/O3 and INT4 share the vector and interrupt control register. When using CAN1 successful transmission or SI/O3 interrupt, set the IFSR16 bit to 0 (CAN1 successful transmission, SI/O3). When using INT4 interrupt, set the IFSR16 bit to 1 (INT4). During memory expansion and microprocessor modes, when the data bus is 16-bit width (BYTE pin is "L"), set this bit to 0 (CAN1 successful transmission, SI/O3).
 - * Not available memory expansion and microprocessor modes in T/V-ver..
- 3. When setting this bit to 0 (CAN1 successful transmission, SI/O3), make sure the IFSR00 bit in the IFSR0 register is set to 0 (CAN1 successful transmission) or 1 (SI/O3).
- And, make sure the POL bit in the C1TRMIC and S3IC registers are set to 0 (falling edge).
- 4. CAN1 successful reception, SI/O4 and INT5 share the vector and interrupt control register. When using the CAN1 successful reception or SI/O4 interrupt, set the IFSR17 bit to 0 (CAN1 successful reception, SI/O4). When using INT5 interrupt, set the IFSR17 bit to 1 (INT5).
 - During memory expansion and microprocessor modes, when the data bus is 16-bit width (BYTE pin is "L"), set this bit to 0 (CAN1 successful reception, SI/O4).
 - * Not available memory expansion and microprocessor modes in T/V-ver..
- 5. When setting this bit to 0 (CAN1 successful reception, SI/O4), make sure the IFSR03 bit in the IFSR0 register is set to 0 (CAN1 successful reception) or 1 (SI/O4).
 - And, make sure the POL bit in registers C1TRMIC and S4IC are set to 0 (falling edge).

Figure 10.12 IFSR1 Register



- 1. When setting this bit to 1 (both edges), make sure the POL bit in registers INT6IC to INT8IC are set to 0 (falling edge). Registers INT6IC to INT8IC are only in the 128-pin version.
- In the 100-pin version, make sure bits IFSR23 to IFSR25 are set to 0 (one edge).
- 2. Timer A2 and INT7 share the vector and interrupt control register.

 When using the timer A2 interrupt, set the IFSR20 bit to 0 (timer A2). When using INT7 interrupt, set the IFSR20 bit to 1 (INT7).
 - The INT7 interrupt is only in the 128-pin version. In the 100-pin version, set the IFSR20 bit to 0 (timer A2).
- 3. Timer A3 and INT6 share the vector and interrupt control register.
 - When using the timer A3 interrupt, set the IFSR21 bit to 0 (timer A3). When using $\overline{\text{INT6}}$ interrupt, set the IFSR21 bit to 1 ($\overline{\text{INT6}}$).
 - The INT6 interrupt is only in the 128-pin version. In the 100-pin version, set the IFSR21 bit to 0 (timer A3).
- 4. Timer B1 and INT8 share the vector and interrupt control register.
 - When using the timer B1 interrupt, set the IFSR22 bit to 0 (timer B1). When using INT8 interrupt, set the IFSR22 bit to 1 (INT8).
 - The INT8 interrupt is only in the 128-pin version. In the 100-pin version, set the IFSR22 bit to 0 (timer B1).
- 5. When the PCLK6 bit in the PCLKR register = 1, CAN0/1 error and key input share the vector and interrupt control register. When using the CAN0/1 error interrupt, set the IFSR26 bit to 0 (CAN0/1 error). When using the key input interrupt, set the IFSR26 bit to 1 (key input).
- 6. When using the INT6 to INT8 interrupts, set these bits after setting the PU37 bit in the PUR3 register to 1.

Figure 10.13 IFSR2 Register

10.7 NMI Interrupt

An $\overline{\text{NMI}}$ interrupt request is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. The $\overline{\text{NMI}}$ interrupt is a non-maskable interrupt.

The input level of this NMI interrupt input pin can be read by accessing the P8_5 bit in the P8 register.

This pin cannot be used as an input port.

10.8 Key Input Interrupt

Of P10_4 to P10_7, a key input interrupt request is generated when input on any of pins P10_4 to P10_7 which has had bits PD10_4 to PD10_7 in the PD10 register set to 0 (input) goes low. Key input interrupts can be used as a key-on wake up function, the function which gets the MCU out of wait or stop mode. However, if you intend to use the key input interrupt, do not use P10_4 to P10_7 as analog input ports. Figure 10.14 shows the Key Input Interrupt Block Diagram. Note, however, that while input on any pin which has had bits PD10_4 to PD10_7 set to 0 (input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts.




Figure 10.14 Key Input Interrupt Block Diagram

10.9 CAN0/1 Wake-up Interrupt

CAN0/1 wake-up interrupt request is generated when a falling edge is input to CRX0 or CRX1. One interrupt is allocated to CAN0/1. The CAN0/1 wake-up interrupt is enabled only when the PortEn bit = 1 (CTX/CRX function) and Sleep bit = 1 (sleep mode enabled) in the CiCTLR register (i = 0, 1). Figure 10.15 shows the CAN0/1 Wake-up Interrupt Block Diagram. Please note that the wake-up message will be lost.




Figure 10.15 CAN0/1 Wake-up Interrupt Block Diagram



10.10 Address Match Interrupt

An address match interrupt request is generated immediately before executing the instruction at the address indicated by the RMADi register (i = 0 to 3). Set the start address of any instruction in the RMADi register. Use bits AIER0 and AIER1 in the AIER register and bits AIER20 and AIER21 in the AIER2 register to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. For address match interrupts, the value of the PC that is saved to the stack area varies depending on the instruction being executed (refer to 10.5.7 Saving Registers). (The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

- Rewrite the content of the stack and then use the REIT instruction to return.
- Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 10.6 shows the Value of PC that is Saved to Stack Area when Address Match Interrupt Request is Accepted. Table 10.7 shows the Relationship between Address Match Interrupt Sources and Associated Registers.

Note that when using the external bus in 8-bit width, no address match interrupts can be used for external areas. (External bus is available Nomal-ver. only.)

Figure 10.16 shows Registers AIER, AIER2, and RMAD0 to RMAD3.

Table 10.6 Value of PC that is Saved to Stack Area when Address Match Interrupt Request is Accepted

Ins	struction at A	Value of PC that is Saved to Stack Area				
• 16-bit ope	eration code	Address indicated by RMADi				
Instruction	n shown belo	ow among 8	B-bit operation	on code in	structions	register + 2
ADD.B:S	#IMM8,dest	SUB.B:S	#IMM8,dest	AND.B:S	#IMM8,dest	
OR.B:S	#IMM8,dest	MOV.B:S	#IMM8,dest	STZ.B:S	#IMM8,dest	
STNZ.B:S	#IMM8,dest	STZX.B:S	#IMM81,#IMN	√82,dest		
CMP.B:S	#IMM8,dest	PUSHM	src	POPM des	st	
JMPS	#IMM8	JSRS	#IMM8			
MOV.B:S	#IMM,dest (H	lowever, dest	= A0 or A1)			
Instructions	other than	Address indicated by RMADi				
						register + 1

Value of PC that is saved to stack area: Refer to 10.5.7 Saving Registers.

Table 10.7 Relationship between Address Match Interrupt Sources and Associated Registers

Address Match Interrupt Sources	Address Match Interrupt Enable Bit	Address Match Interrupt Register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1
Address match interrupt 2	AIER20	RMAD2
Address match interrupt 3	AIER21	RMAD3






Figure 10.16 Registers AIER, AIER2, and RMAD0 to RMAD3

11. Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit in the PM1 register. The PM12 bit can only be set to 1 (watchdog timer reset). Once this bit is set to 1, it cannot be set to 0 (watchdog timer interrupt) in a program. Refer to **5.3 Watchdog Timer Reset** for details about watchdog timer reset.

When the main clock, on-chip oscillator clock or PLL clock is selected for CPU clock, the divide-by-n value for the prescaler can be selected to be 16 or 128. If a sub clock is selected for CPU clock, the divide-by-n value for the prescaler is always 2 no matter how the WDC7 bit is set. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

With main clock, on-chip oscillator clock or PLL clock selected for CPU clock

Watchdog timer period = Prescaler dividing (16 or 128) × Watchdog timer count (32768)

CPU clock

With sub clock selected for CPU clock

Watchdog timer period =

Prescaler dividing (2) × Watchdog timer count (32768)

CPU clock

For example, when CPU clock = 16 MHz and the divide-by-n value for the prescaler = 16, the watchdog timer period is approx. 32.8 ms.

The watchdog timer is initialized by writing to the WDTS register. The prescaler is initialized after reset. Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register.

In stop mode, wait mode and hold state, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 11.1 shows the Watchdog Timer Block Diagram. Figure 11.2 shows Registers WDC and WDTS.




Figure 11.1 Watchdog Timer Block Diagram






Figure 11.2 Registers WDC and WDTS

11.1 Count Source Protective Mode

In this mode, a on-chip oscillator clock is used for the watchdog timer count source. The watchdog timer can be kept being clocked even when CPU clock stops as a result of runaway.

Before this mode can be used, the following register settings are required:

- (1) Set the PRC1 bit in the PRCR register to 1 (write to registers PM1 and PM2 enabled).
- (2) Set the PM12 bit in the PM1 register to 1 (reset when the watchdog timer underflows).
- (3) Set the PM22 bit in the PM2 register to 1 (on-chip oscillator clock used for the watchdog timer count source).
- (4) Set the PRC1 bit in the PRCR register to 0 (write to registers PM1 and PM2 disabled).
- (5) Write to the WDTS register (watchdog timer starts counting).

Setting the PM22 bit to 1 results in the following conditions:

 The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer count source.

- The CM10 bit in the CM1 register is disabled against write. (Writing a 1 has no effect, nor is stop mode entered.)
- The watchdog timer does not stop when in wait mode or hold state.



12. DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Two DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8- or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 12.1 shows the DMAC Block Diagram. Table 12.1 lists the DMAC Specifications. Figures 12.2 to 12.4 show the DMAC related-registers.




Figure 12.1 DMAC Block Diagram

A DMA request is generated by a write to the DSR bit in the DMiSL register (i = 0, 1), as well as by an interrupt request which is generated by any function specified by bits DMS, and DSEL3 to DSEL0 in the DMiSL register. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the IR bit in the interrupt control register does not change state due to a DMA transfer.

A data transfer is initiated each time a DMA request is generated when the DMAE bit in the DMiCON register = 1 (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred may not match. For details, refer to **12.4 DMA Request**.


Table 12.1 DMAC Specifications

Ite	em	Specification				
No. of channels	3	2 (cycle steal method)				
Transfer memo	ry space	From given address in the 1-Mbyte space to a fixed address				
		From a fixed address to given address in the 1-Mbyte space				
		• From a fixed address to a fixed address				
Maximum no. of	bytes transferred	128 Kbytes (with 16-bit transfer) or 64 Kbytes (with 8-bit transfer)				
DMA request so	ources (1) (2)	Falling edge of INT0 or INT1				
		Both edge of INT0 or INT1				
		Timers A0 to A4 interrupt requests				
		Timers B0 to B5 interrupt requests				
		UART0 transmit, UART0 receive interrupt requests				
		UART1 transmit, UART1 receive interrupt requests				
		UART2 transmit, UART2 receive interrupt requests				
		SI/O3, SI/O4 interrupt requests				
		A/D conversion interrupt requests				
		Software triggers				
Channel priority		DMA0 > DMA1 (DMA0 takes precedence)				
Transfer unit		8 bits or 16 bits				
Transfer addres	ss direction	forward or fixed (The source and destination addresses cannot both be				
		in the forward direction.)				
Transfer mode	Single transfer	Transfer is completed when the DMAi transfer counter underflows				
		after reaching the terminal count.				
	Repeat transfer	When the DMAi transfer counter underflows, it is reloaded with the value				
		of the DMAi transfer counter reload register and a DMA transfer is				
		continued with it.				
DMA interrupt r	equest	When the DMAi transfer counter underflowed				
generation timir	ng					
DMA start up		Data transfer is initiated each time a DMA request is generated when the				
		The DMAE bit in the DMAiCON register = 1 (enabled).				
DMA shutdown	Single transfer	When the DMAE bit is set to 0 (disabled)				
		After the DMAi transfer counter underflows				
	Repeat transfer	When the DMAE bit is set to 0 (disabled)				
Reload timing for	or forward	When a data transfer is started after setting the DMAE bit to 1 (enabled),				
address pointer	and transfer	the forward address pointer is reloaded with the value of the SARi or the				
counter		DARi pointer whichever is specified to be in the forward direction and the				
		DMAi transfer counter is reloaded with the value of the DMAi transfer				
		counter reload register.				
DMA transfer cy	ycles	Minimum 3 cycles between SFR and internal RAM				

i = 0, 1

- 1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.
- 2. The selectable DMA request sources differ with each channel.
- 3. Make sure that no DMAC-related registers (addresses 0020h to 003Fh) are accessed by the DMAC.





1. The DMA0 request sources can be selected by a combination of the DMS bit and bits DSEL3 to DSEL0 in the manner described below.

Bits DSEL3 to DSEL0	DMS = 0 (basic request source)	DMS = 1 (extended request source)
0000b	Falling edge of INTO pin	_
0001b	Software trigger	_
0010b	Timer A0	_
0011b	Timer A1	_
0100b	Timer A2	_
0101b	Timer A3	_
0110b	Timer A4	Two edges of INTO pin
0111b	Timer B0	Timer B3
1000b	Timer B1	Timer B4
1001b	Timer B2	Timer B5
1010b	UART0 transmit	_
1011b	UART0 receive	_
1100b	UART2 transmit	_
1101b	UART2 receive	_
1110b	A/D conversion	_
1111b	UART1 transmit	_

Figure 12.2 DM0SL Register

DMA1 Request Source Select Register After Reset Symbol Address DM1SL 03BAh 00h Bit Symbol Bit Name **Function** RW DSEL0 RW DSEL1 RW DMA request source See NOTE 1 select bits DSEL2 RW DSEL3 RW Nothing is assigned. If necessary, set to 0. (b5-b4) When read, the content is 0. DMA request source 0 : Basic request source DMS RW expansion select bit 1: Extended request source A DMA request is generated by setting this bit to 1 when the DMS bit is 0 Software DMA **DSR** (basic source) and the DSEL3 to DSEL0 RW request bit bits are 0001b (software trigger).


NOTE:

 The DMA1 request sources can be selected by a combination of the DMS bit and bits DSEL3 to DSEL0 in the manner described below.

When read, the content is 0.


Bits DSEL3 to DSEL0	DMS = 0 (basic request source)	DMS = 1 (extended request source)
0000b	Falling edge of INT1 pin	-
0001b	Software trigger	_
0010b	Timer A0	_
0011b	Timer A1	-
0100b	Timer A2	_
0101b	Timer A3	SI/O3
0110b	Timer A4	SI/O4
0111b	Timer B0	Two edges of INT1 pin
1000b	Timer B1	_
1001b	Timer B2	_
1010b	UART0 transmit	-
1011b	UART0 receive/ACK0	_
1100b	UART2 transmit	_
1101b	UART2 receive/ACK2	-
1110b	A/D conversion	_
1111b	UART1 receive/ACK1	_

DMAi Control Register (i = 0, 1)



- 1. The DMAS bit can be set to 0 by writing 0 in a program. (This bit remains unchanged even if 1 is written.)
- 2. At least one of bits DAD and DSD is set to 0 (address direction fixed).

Figure 12.3 Registers DM1SL, DM0CON, and DM1CON




1. If the DSD bit in the DMiCON register is 0 (fixed), this register can only be written to when the DMAE bit in the DMiCON register is 0 (DMA disabled).

If the DSD bit is 1 (forward direction), this register can be written to at any time.

If the DSD bit is 1 and the DMAE bit is 1 (DMA enabled), the DMAi forward address pointer can be read from this register. Otherwise, the value written to it can be read.

DMAi Destination Pointer (i = 0, 1) (1)



NOTE:

- 1. If the DAD bit in the DMiCON register is 0 (fixed), this register can only be written to when the DMAE bit in the DMiCON register is 0 (DMA disabled).
 - If the DAD bit is 1 (forward direction), this register can be written to at any time.

If the DAD bit is 1 and the DMAE bit is 1 (DMA enabled), the DMAi forward address pointer can be read from this register. Otherwise, the value written to it can be read.

DMAi Transfer Counter (i = 0, 1)




Figure 12.4 Registers SAR0, SAR1, DAR0, DAR1, TCR0, and TCR1

12.1 Transfer Cycle

The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write) bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of transfer. During memory expansion and microprocessor modes, it is also affected by the BYTE pin level (1). Furthermore, the bus cycle itself is extended by a software wait or RDY signal (2).

NOTES:

- 1. Not available memory expansion and microprocessor modes in T/V-ver..
- 2. Not available the bus control pins in T/V-ver..

12.1.1 Effect of Source and Destination Addresses

If the transfer unit and data bus both are 16 bits and the source address of transfer begins with an odd address, the source read cycle consists of one more bus cycle than when the source address of transfer begins with an even address.

Similarly, if the transfer unit and data bus both are 16 bits and the destination address of transfer begins with an odd address, the destination write cycle consists of one more bus cycle than when the destination address of transfer begins with an even address.

12.1.2 Effect of BYTE Pin Level (1)

During memory expansion and microprocessor modes, if 16 bits of data are to be transferred on an 8-bit data bus (input on the BYTE pin = high), the operation is accomplished by transferring 8 bits of data twice. Therefore, this operation requires two bus cycles to read data and two bus cycles to write data.

Furthermore, if the DMAC is to access the internal area (internal ROM, internal RAM, or SFR), unlike in the case of the CPU, the DMAC does it through the data bus width selected by the BYTE pin.

NOTE:

1. Not available the bus control pins in T/V-ver..

12.1.3 Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

12.1.4 Effect of RDY Signal (1)

During memory expansion and microprocessor modes, DMA transfers to and from an external area are affected by the \overline{RDY} signal. Refer to **7.2.6** \overline{RDY} **Signal**.

NOTE:

1. Not available the bus control pins in T/V-ver..

Figure 12.5 shows the Transfer Cycles for Source Read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16-bit unit using an 8-bit bus ((2) on Figure 12.5), two source read bus cycles and two destination write bus cycles are required.






Figure 12.5 Transfer Cycles for Source Read

12.2 DMA Transfer Cycles

Any combination of even or odd transfer read and write addresses is possible.

Table 12.2 lists the DMA Transfer Cycles. Table 12.3 lists the Coefficient j, k.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles \times j + No. of write cycles \times k

Table 12.2 DMA Transfer Cycles

Transfer Unit	Bus Width	Access Address	Single-ch	nip Mode	Memory Expansion Mode Microprocessor Mode (1)		
Transier Offic	Dus Widili		No. of Read Cycles	No. of Write Cycles	No. of Read Cycles	No. of Write Cycles	
	16 bits	Even	1	1	1	1	
8-bit transfer	(BYTE = L)	Odd	1	1	1	1	
(DMBIT =1)	8 bits	Even	-	-	1	1	
	(BYTE= H)	Odd	-	-	1	1	
	16 bits	Even	1	1	1	1	
16-bit transfer	(BYTE =L)	Odd	2	2	2	2	
(DMBIT = 0)	8 bits	Even	-	-	2	2	
	(BYTE = H)	Odd	-	-	2	2	

^{-:} This condition does not exist.

NOTE:

1. Not available memory expansion and microprocessor modes in T/V-ver..

Table 12.3 Coefficient j, k

	Internal Area					External Area (3)								
	Internal R	OM, RAM	SI	FR		Separate Bus			Multiplexed Bus					
	No Wait	Moit With Weit 1 Weit (1) 2 Weite (1)		No Wait With Wait 1 Wait (1) 2 Waits		1 Mait (1) 2 Maita (1)		Wait 1 Wait (1) 2 Waits (1) No Wait		V	Vith Wait (2)		With Wait (2)	
	INO Wait	vvilli vvail	I Wall	2 Walls	waits Vino wait	1 Wait	2 Waits	3 Waits	1 Wait	2 Waits	3 Waits			
j	1	2	2	3	1	2	3	4	3	3	4			
k	1	2	2	3	2	2	3	4	3	3	4			

- 1. Depends on the set value of the PM20 bit in the PM2 register.
- 2. Depends on the set value of the CSE register.
- 3. Not available external area in T/V-ver..



12.3 DMA Enable

When a data transfer starts after setting the DMAE bit in the DMiCON register (i = 0, 1) to 1 (enabled), the DMAC operates as follows:

- (1) Reload the forward address pointer with the SARi register value when the DSD bit in the DMiCON register is 1 (forward) or the DARi register value when the DAD bit in the DMiCON register is 1 (forward).
- (2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to 1 again while it remains set, the DMAC performs the above operation.

However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below.

Step 1: Write 1 to the DMAE bit and DMAS bit in the DMiCON register simultaneously.

Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

12.4 DMA Request

The DMAC can generate a DMA request as triggered by the request source that is selected with bits DMS, and DSEL3 to DSEL0 in the DMiSL register (i = 0, 1) on either channel.

Table 12.4 lists the Timing at which DMAS Bit Changes State.

Whenever a DMA request is generated, the DMAS bit is set to 1 (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit was set to 1 (enabled) when this occurred, the DMAS bit is set to 0 (DMA not requested) immediately before a data transfer starts. This bit cannot be set to 1 in a program (it can only be set to 0).

The DMAS bit may be set to 1 when the DMS bit or bits DSEL3 to DSEL0 change state. Therefore, always be sure to set the DMAS bit to 0 after changing the DMS bit or bits DSEL3 to DSEL0.

Because if the DMAE bit is 1, a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is 0 when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

Table 12.4 Timing at which DMAS Bit Changes State

<u> </u>	- table 12: 1 1 1 1 1 1 2 1 1 1 1 1 1 2 1 1 1 1			
DMA Source	DMAS Bit in DMiCON Register			
	Timing at which the bit is set to 1	Timing at which the bit is set to 0		
Software trigger	When the DSR bit in the DMiSL register	Immediately before a data transfer starts		
	is set to 1	When set by writing 0 in a program		
Peripheral function	When the interrupt control register for			
	the peripheral function that is selected			
	by bits DSEL3 to DSEL0, and DMS in			
	the DMiSL register has its IR bit set to 1.			

i = 0, 1



12.5 Channel Priority and DMA Transfer Timing

If both DMA0 and DMA1 are enabled and DMA transfer request signals from DMA0 and DMA1 are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to 1 (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority, DMA0 > DMA1.

The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period.

Figure 12.6 shows an example of DMA Transfer by External Sources.

In Figure 12.6, DMA0 request having priority is received first to start a transfer when a DMA0 request and DMA1 request are generated simultaneously. After one DMA0 transfer is completed, a bus arbitration is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus arbitration is again returned to the CPU.

In addition, DMA requests cannot be counted up since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 12.6, occurs more than one time, the DMAS bit is set to 0 as soon as getting the bus arbitration. The bus arbitration is returned to the CPU when one transfer is completed.

Refer to 7.2.7 HOLD Signal for details about bus arbitration between the CPU and DMA (Normal-ver. only).




Figure 12.6 DMA Transfer by External Sources

13. Timers

Eleven 16-bit timers, each capable of operating independently of the others, can be classified by function as either timer A (five) and timer B (six). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc.

Figures 13.1 and 13.2 show the Timer A and Timer B Configurations.




Figure 13.1 Timer A Configuration




Figure 13.2 Timer B Configuration

13.1 Timer A

Figure 13.3 shows the Timer A Block Diagram. Figures 13.4 to 13.6 show the timer A-related registers. The timer A supports the following four modes. Except in event counter mode, timers A0 to A4 all have the same function. Use bits TMOD1 to TMOD0 in the TAiMR register (i = 0 to 4) to select the desired mode.

• Timer mode: The timer counts an internal count source.

• Event counter mode: The timer counts pulses from an external device or overflows and underflows

of other timers.

• One-shot timer mode: The timer outputs a pulse only once before it reaches the minimum count

0000h.

• Pulse width modulation mode: The timer outputs pulses in a given width successively.






Figure 13.3 Timer A Block Diagram



- 1. The register must be accessed in 16-bit unit.
- 2. The timer counts pulses from an external device or overflows or underflows in other timers.
- 3. If the TAi register is set to 0000h, the counter does not work and timer Ai interrupt requests are not generated either. Furthermore, if "pulse output" is selected, no pulses are output from the TAiOUT pin.
- 4. Use the MOV instruction to write to the TAi register.
- 5. If the TAi register is set to 0000h, the pulse width modulator does not work, the output level on the TAiOUT pin remains low, and timer Ai interrupt requests are not generated either.


 The same applies when the 8 high-order bits in the TAi register are set to 00h while operating as an 8-bit pulse width modulator.

Figure 13.4 Registers TA0MR to TA4MR, and TA0 to TA4




- 1. Use the MOV instruction to write to this register.
- 2. Make sure the port direction bits for pins TA2IN to TA4IN, and TA2OUT to TA4OUT are set to 0 (input mode).
- 3. When not using the two-phase pulse signal processing function, set the corresponding bit to timers A2 to A4 to 0.

Figure 13.5 Registers TABSR and UDF



- 1. Make sure the PD7_1 bit in the PD7 register is set to 0 (input mode).
- 2. Overflow or underflow.

Trigger Select Register



NOTES:

- 1. Make sure the port direction bits for pins TA1IN to TA4IN are set to 0 (input mode).
- 2. Overflow or underflow.

Clock Prescaler Reset Flag




Figure 13.6 Registers ONSF, TRGSR, and CPSRF



13.1.1 Timer Mode

In timer mode, the timer counts a count source generated internally.

Table 13.1 lists the Timer Mode Specifications. Figure 13.7 shows Registers TA0MR to TA4MR in Timer Mode.

Table 13.1 Timer Mode Specifications

Item	Specification	
Count source	f1, f2, f8, f32, fC32	
Count operation	Down-count	
	When the timer underflows, it reloads the reload register contents and continues countinues.	
Divide ratio	1/(n+1) n: set value of the TAi register 0000h to FFFFh	
Count start condition	Set the TAiS bit in the TABSR register to 1 (count starts)	
Count stop condition	Set the TAiS bit to 0 (count stops)	
Interrupt request generation timing	Timer underflow	
TAilN pin function	I/O port or gate input	
TAiOUT pin function	I/O port or pulse output	
Read from timer	Count value can be read by reading the TAi register	
Write to timer	When not counting and until the 1st count source is input after counting start	
	Value written to the TAi register is written to both reload register and counter	
	When counting (after 1st count source input)	
	Value written to the TAi register is written to only reload register	
	(Transferred to counter when reloaded next)	
Select function	Gate function	
	Counting can be started and stopped by an input signal to TAiIN pin	
	Pulse output function	
	Whenever the timer underflows, the output polarity of TAiOUT pin is inverted.	
	When TAiS bit is set to 0 (count stops), the pin outputs a low.	

i = 0 to 4




Figure 13.7 Registers TA0MR to TA4MR in Timer Mode

13.1.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3, and A4 can count two-phase external signals. Table 13.2 lists the Event Counter Mode Specifications (when not using two-phase pulse signal processing). Figure 13.8 shows TAiMR Register in Event Counter Mode (when not using two-phase pulse signal processing). Table 13.3 lists the Event Counter Mode Specifications (when using two-phase pulse signal processing with timers A2, A3, and A4). Figure 13.9 shows Registers TA2MR to TA4MR in Event Counter Mode (when using two-phase pulse signal processing with timers A2, A3, and A4).

Table 13.2 Event Counter Mode Specifications (when not using two-phase pulse signal processing)


Specifications (when not using two-phase pulse signal processing)	
External signals input to TAiIN pin (effective edge can be selected in programment)	
Timer B2 overflows or underflows,	
Timer Aj overflows or underflows,	
Timer Ak overflows or underflows	
Up-count or down-count can be selected by external signal or program	
When the timer overflows or underflows, it reloads the reload register	
contents and continues counting. When operating in free-running mode,	
the timer continues counting without reloading.	
1/ (FFFFh - n + 1) for up-count	
1/ (n + 1) for down-count n: set value of the TAi register 0000h to FFFFh	
Set the TAiS bit in the TABSR register to 1 (count starts)	
Set the TAiS bit to 0 (count stops)	
Timer overflow or underflow	
I/O port or count source input	
I/O port, pulse output, or up/down-count select input	
Count value can be read by reading the TAi register	
When not counting and until the 1st count source is input after counting start	
Value written to the TAi register is written to both reload register and counter	
When counting (after 1st count source input)	
Value written to the TAi register is written to only reload register	
(Transferred to counter when reloaded next)	
Free-run count function	
Even when the timer overflows or underflows, the reload register content	
is not reloaded to it	
Pulse output function	
Whenever the timer underflows or underflows, the output polarity of	
TAiOUT pin is inverted.	
When TAiS bit is set to 0 (count stops), the pin outputs a low.	

i = 0 to 4

j = i - 1, except j = 4 if i = 0

k = i + 1, except k = 0 if i = 4





- 1. During event counter mode, the count source can be selected using registers ONSF and TRGSR.
- 2. Effective when bits TAiTGH and TAiTGL in the ONSF or TRGSR register are 00b (TAiIN pin input).
- 3. Count down when input on TAiOUT pin is low or count up when input on that pin is high. The port direction bit for TAiOUT pin is set to 0 (input mode).

Figure 13.8 Registers TA0MR to TA4MR in Event Counter Mode (when not using two-phase pulse signal processing)

Table 13.3 Event Counter Mode Specifications (when using two-phase pulse signal processing with timers A2, A3, and A4)

Item	Specification				
Count source	Two-phase pulse signals input to TAiIN or TAiOUT pins				
Count operation	Up-count or down-count can be selected by two-phase pulse signal				
	• When the timer overflows or underflows, it reloads the reload register				
	contents and continues counting. When operating in free-running mode,				
	the timer continues counting without reloading.				
Divide ratio	1/ (FFFFh - n + 1) for up-count				
	1/ (n + 1) for down-count n: set value of the TAi register 0000h to FFFFh				
Count start condition	Set the TAiS bit in the TABSR register to 1 (count starts)				
Count stop condition	Set the TAiS bit to 0 (count stops)				
Interrupt request generation timing	Timer overflow or underflow				
TAiIN pin function	Two-phase pulse input				
TAiOUT pin function	Two-phase pulse input				
Read from timer	Count value can be read by reading the TAi register				
Write to timer	• When not counting and until the 1st count source is input after counting start				
	Value written to TAi register is written to both reload register and counter				
	When counting (after 1st count source input)				
	Value written to TAi register is written to reload register				
	(Transferred to counter when reloaded next)				
Select function (1)	Normal processing operation (timers A2 and A3)				
	The timer counts up rising edges or counts down falling edges on TAjIN				
	pin when input signals on TAjOUT pin is "H".				
	TAjOUT				
	TAJIN				
	Up- Up- Up- Down- Down- count count count count count				
	Multiply-by-4 processing operation (timers A3 and A4)				
	If the phase relationship is such that TAkIN pin goes "H" when the input				
	signal on TAkOUT pin is "H", the timer counts up rising and falling edges				
	on pins TAkOUT and TAkIN. If the phase relationship is such that TAkIN				
	pin goes "L" when the input signal on TAkOUT pin is "H", the timer counts				
	down rising and falling edges on pins TAkOUT and TAkIN.				
	TAKOUT A A A A A A A A				
	Count up all edges Count down all edges				
	TAKIN				
	Count up all edges Count down all edges				
	Counter initialization by Z-phase input (timer A3)				
	The timer count value is initialized to 0 by Z-phase input.				
	The timer count value is initialized to 0 by 2-phase input.				

i = 2 to 4


j = 2, 3

k = 3, 4

NOTE:

1. Only timer A3 is selectable. Timer A2 is fixed to normal processing operation, and timer A4 is fixed to multiply-by-4 processing operation.





- 1. The TCK1 bit is valid for the TA3MR register. No matter how this bit is set, timers A2 and A4 always operate in normal processing mode and x4 processing mode, respectively.
- 2. If two-phase pulse signal processing is desired, following register settings are required:
 - Set the TAiP bit in the UDF register to 1 (two-phase pulse signal processing function enabled).
 - Set bits TAiTGH and TAiTGL in the TRGSR register to 00b (TAiIN pin input).
 - Set the port direction bits for TAilN and TAiOUT to 0 (input mode).

Figure 13.9 Registers TA2MR to TA4MR in Event Counter Mode (when using two-phase pulse signal processing with timers A2, A3, and A4)

13.1.2.1 Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to 0 by Z-phase (counter initialization) input during two-phase pulse signal processing.

This function can only be used in timer A3 event counter mode during two-phase pulse signal processing, free-running type, x4 processing, with Z-phase entered from the ZP pin.

Counter initialization by Z-phase input is enabled by writing 0000h to the TA3 register and setting the TAZIE bit in the ONSF register to 1 (Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be selected to be the rising or falling edge by using the POL bit in the INT2IC register. The Z-phase pulse width applied to the INT2 pin must be equal to or greater than one clock cycle of the timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. Figure 13.10 shows the relationship between the two-phase pulse (A phase and B phase) and the Z-phase.

If timer A3 overflow or underflow coincides with the counter initialization by Z-phase input, a timer A3 interrupt request is generated twice in succession. Do not use the timer A3 interrupt when using this function.




Figure 13.10 Two-phase Pulse (A Phase and B Phase) and Z Phase

13.1.3 One-shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. When the trigger occurs, the timer starts up and continues operating for a given period. Table 13.4 lists the One-shot Timer Mode Specifications. Figure 13.11 shows Registers TA0MR to TA4MR in One-shot Timer Mode.

Table 13.4 One-shot Timer Mode Specifications


Item	Specification			
Count source	f1, f2, f8, f32, fC32			
Count operation	Down-count			
	When the counter reaches 0000h, it stops counting after reloading a new value			
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting			
Divide ratio	1/n n: set value of the TAi register 0000h to FFFFh			
	However, the counter does not work if the divide-by-n value is set to 0000h.			
Count start condition	The TAiS bit in the TABSR register = 1 (count starts) and one of the following			
	triggers occurs.			
	External trigger input from the TAiIN pin			
	Timer B2 overflow or underflow,			
	Timer Aj overflow or underflow,			
	Timer Ak overflow or underflow			
	The TAiOS bit in the ONSF register is set to 1 (timer starts)			
Count stop condition	When the counter is reloaded after reaching 0000h			
	TAiS bit is set to 0 (count stops)			
Interrupt request generation timing	When the counter reaches 0000h			
TAilN pin function	I/O port or trigger input			
TAiOUT pin function	I/O port or pulse output			
Read from timer	An undefined value is read by reading the TAi register			
Write to timer	When not counting and until the 1st count source is input after counting start			
	Value written to the TAi register is written to both reload register and counter			
	When counting (after 1st count source input)			
	Value written to the TAi register is written to only reload register			
	(Transferred to counter when reloaded next)			
Select function	Pulse output function			
	The timer outputs a low when not counting and a high when counting.			

i = 0 to 4

j = i - 1, except j = 4 if i = 0

k = i + 1, except k = 0 if i = 4





- 1. Effective when bits TAiTGH and TAiTGL in the ONSF or TRGSR register are 00b (TAilN pin input).
- 2. The port direction bit for the TAilN pin is set to 0 (input mode).
- 3. Selected by the PCLK0 bit in the PCLKR register.

Figure 13.11 Registers TA0MR to TA4MR in One-shot Timer Mode

13.1.4 Pulse Width Modulation (PWM) Mode

In Pulse Width Modulation mode, the timer outputs pulses of a given width in succession. The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator.

Table 13.5 lists the Pulse Width Modulation Mode Specifications. Figure 13.12 shows Registers TA0MR to TA4MR in Pulse Width Modulation Mode. Figures 13.13 and 13.14 show an Example of 16-bit Pulse Width Modulator Operation and 8-bit Pulse Width Modulator Operation.

Table 13.5 Pulse Width Modulation Mode Specifications


Item	Specification					
Count source	f1, f2, f8, f32, fC32					
Count operation	• Down-count (operating as an 8-bit or a 16-bit pulse width modulator)					
	• The timer reloads a new value at a rising edge of PWM pulse and continues counting					
	The timer is not affected by a trigger that occurs during counting					
16-bit PWM	High level width n / fj n : set value of the TAi register					
	• Cycle time (2 ¹⁶ -1) / fj fixed fj : count source frequency (f1, f2, f8, f32, fC32)					
8-bit PWM	• High level width n × (m+1) / fj n : set value of the TAi register high-order address					
	\bullet Cycle time (2 ⁸ -1) $ imes$ (m+1) / fj m : set value of the TAi register low-order address					
Count start condition	The TAiS bit in the TABSR register is set to 1 (count starts)					
	The TAiS bit = 1 and external trigger input from the TAiIN pin					
	• The TAiS bit = 1 and one of the following external triggers occurs					
	Timer B2 overflow or underflow,					
	Timer Aj overflow or underflow,					
	Timer Ak overflow or underflow					
Count stop condition	The TAiS bit is set to 0 (count stops)					
Interrupt request generation timing	On the falling edge of the PWM pulse					
TAilN pin function	I/O port or trigger input					
TAiOUT pin function	Pulse output					
Read from timer	An undefined value is read by reading the TAi register					
Write to timer	• When not counting and until the 1st count source is input after counting start					
	Value written to the TAi register is written to both reload register and counter					
	When counting (after 1st count source input)					
	Value written to the TAi register is written to only reload register					
	(Transferred to counter when reloaded next)					

i = 0 to 4

j = i - 1, except j = 4 if i = 0

k = i + 1, except k = 0 if i = 4





- 1. Effective when bits TAiTGH and TAiTGL in the ONSF or TRGSR register are 00b (TAiIN pin input).
- 2. The port direction bit for the TAilN pin is set to 0 (input mode).
- 3. Set to 1 (pulse is output), PWM pulse is output.
- 4. Selected by the PCLK0 bit in the PCLKR register.

Figure 13.12 Registers TA0MR to TA4MR in Pulse Width Modulation Mode




Figure 13.13 Example of 16-bit Pulse Width Modulator Operation




Figure 13.14 Example of 8-bit Pulse Width Modulator Operation

13.2 Timer B

Figure 13.15 shows a Timer B Block Diagram. Figures 13.16 and 13.17 show the timer B-related registers. Timer B supports the following three modes. Use bits TMOD1 and TMOD0 in the TBiMR register (i = 0 to 5) to select the desired mode.

• Timer mode : The timer counts an internal count source.

• Event counter mode : The timer counts pulses from an external device or over

flows or underflows of other timers.

• Pulse period/pulse width measuring mode: The timer measures pulse period or pulse width of an external signal.





Figure 13.15 Timer B Block Diagram



2. The timer counts pulses from an external device or overflows or underflows of other timers.

Figure 13.16 Registers TB0MR to TB5MR, and TB0 to TB5




Figure 13.17 Registers TABSR, TBSR, and CPSRF

13.2.1 Timer Mode

In timer mode, the timer counts a count source generated internally.

Table 13.6 lists the Timer Mode Specifications. Figure 13.18 shows Registers TB0MR to TB5MR in Timer Mode.

Table 13.6 Timer Mode Specifications

Item	Specification				
Count source	f1, f2, f8, f32, fC32				
Count operation	Down-count				
	• When the timer underflows, it reloads the reload register contents and				
	continues counting				
Divide ratio	1/(n+1) n: set value of the TBi register 0000h to FFFFh				
Count start condition	Set the TBiS bit (1) to 1 (count starts)				
Count stop condition	Set the TBiS bit to 0 (count stops)				
Interrupt request generation timing	Timer underflow				
TBiIN pin function	I/O port				
Read from timer	Count value can be read by reading the TBi register				
Write to timer	• When not counting and until the 1st count source is input after counting start				
	Value written to the TBi register is written to both reload register and counter				
	When counting (after 1st count source input)				
	Value written to the TBi register is written to only reload register				
	(Transferred to counter when reloaded next)				

i = 0 to 5

NOTE:

1. Bits TB0S to TB2S are assigned to bits 5 to 7 in the TABSR register, and bits TB3S to TB5S are assigned to bits 5 to 7 in the TBSR register.




Figure 13.18 Registers TB0MR to TB5MR in Timer Mode



13.2.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Table 13.7 lists the Event Counter Mode Specifications. Figure 13.19 shows Registers TB0MR to TB5MR in Event Counter Mode.

Table 13.7 Event Counter Mode Specifications

Item	Specification				
Count source	• External signals input to TBiIN pin (effective edge can be selected in program)				
	Timer Bj overflow or underflow				
Count operation	Down-count				
	• When the timer underflows, it reloads the reload register contents and				
	continues counting				
Divide ratio	1/(n+1) n: set value of the TBi register 0000h to FFFFh				
Count start condition	Set TBiS bit (1) to 1 (count starts)				
Count stop condition	Set TBiS bit to 0 (count stops)				
Interrupt request generation timing	Timer underflow				
TBiIN pin function	Count source input				
Read from timer	Count value can be read by reading the TBi register				
Write to timer	• When not counting and until the 1st count source is input after counting start				
	Value written to the TBi register is written to both reload register and counter				
	When counting (after 1st count source input)				
	Value written to the TBi register is written to only reload register				
	(Transferred to counter when reloaded next)				

i = 0 to 5

j = i - 1, except j = 2 if i = 0, j = 5 if i = 3

NOTE:

1. Bits TB0S to TB2S are assigned to bits 5 to 7 in the TABSR register, and bits TB3S to TB5S are assigned to bits 5 to 7 in the TBSR register.




Figure 13.19 Registers TB0MR to TB5MR in Event Counter Mode

13.2.3 Pulse Period and Pulse Width Measurement Mode

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal. Table 13.8 lists the Pulse Period and Pulse Width Measurement Mode Specifications. Figure 13.20 shows Registers TB0MR to TB5MR in Pulse Period and Pulse Width Measurement mode. Figure 13.21 shows the Operation Timing when Measuring Pulse Period. Figure 13.22 shows the Operation Timing when Measuring Pulse Width.


Table 13.8 Pulse Period and Pulse Width Measurement Mode Specifications

Item	Specification			
Count source	f1, f2, f8, f32, fC32			
Count operation	Up-count			
	Counter value is transferred to reload register at an effective edge of			
	measurement pulse. The counter value is set to 0000h to continue counting.			
Count start condition	Set the TBiS bit (1) to 1 (count starts)			
Count stop condition	Set the TBiS bit to 0 (count stops)			
Interrupt request	When an effective edge of measurement pulse is input (2)			
generation timing	• Timer overflow. If an overflow occurs, the MR3 bit in the TBiMR regis			
	is set to 1 (overflow) simultaneously. The MR3 bit is set to 0 (no overflow			
	by writing to the TBiMR register at the next count timing or later after the			
	MR3 bit was set to 1. At this time, make sure the TBiS bit is set to 1			
	(count starts).			
TBiIN pin function	Measurement pulse input			
Read from timer	Contents of the reload register (measurement result) can be read by reading			
	TBi register (3)			
Write to timer	Value written to the TBi register is written to neither reload register nor counter			

i = 0 to 5

- 1.Bits TB0S to TB2S are assigned to bits 5 to 7 in the TABSR register, and bits TB3S to TB5S are assigned to bits 5 to 7 in the TBSR register.
- 2. Interrupt request is not generated when the first effective edge is input after the timer started counting.
- 3. Value read from the TBi register is undefined until the second valid edge is input after the timer starts counting.





Bits TB0S to TB2S are assigned to bits 5 to 7 in the TABSR register, and bits TB3S to TB5S are assigned to bits 5 to 7 in the TBSR register.

2. Selected by the PCLK0 bit in the PCLKR register.

Figure 13.20 Registers TB0MR to TB5MR in Pulse Period and Pulse Width Measurement Mode




Figure 13.21 Operation Timing When Measuring Pulse Period




Figure 13.22 Operation Timing When Measuring Pulse Width

14. Three-Phase Motor Control Timer Function

Timers A1, A2, A4, and B2 can be used to output three-phase motor drive waveforms. Table 14.1 lists the Three-phase Motor Control Timer Function Specifications. Figure 14.1 shows the Three-phase Motor Control Timer Function Block Diagram. Figures 14.2 to 14.8 shows the Three-phase Motor Control Timer Function related registers.

Table 14.1 Three-Phase Motor Control Timer Function Specifications

Item	Specification
Three-Phase waveform output pin	Six pins $(U, \overline{U}, V, \overline{V}, W, \overline{W})$
Forced cutoff input (1)	Input "L" to NMI pin
Used timers	Timer A4, A1, A2 (used in the one-shot timer mode)
	• Timer A4: U- and $\overline{\text{U}}$ -phase waveform control
	• Timer A1: V- and $\overline{\text{V}}$ -phase waveform control
	Timer A2: W- and W-phase waveform control
	Timer B2 (used in the timer mode)
	Carrier wave cycle control
	Dead time timer (3 eight-bit timer and shared reload register)
	Dead time control
Output waveform	Triangular wave modulation, Sawtooth wave modification
	Enable to output "H" or "L" for one cycle
	Enable to set positive-phase level and negative-phase level respectively
Carrier wave cycle	Triangular wave modulation: count source X (m+1) X 2
	Sawtooth wave modulation: count source × (m+1)
	m: Setting value of the TB2 register, 0000h to FFFFh
	Count source: f1, f2, f8, f32, fC32
Three-Phase PWM output width	Triangular wave modulation: count source \times n \times 2
	Sawtooth wave modulation: count source X n
	n: Setting value of registers TA4, TA1, and TA2 (of registers
	TA4, TA41, TA1, TA11, TA2, and TA21 when setting the INV11
	bit to 1), 0001h to FFFFh
	Count source: f1, f2, f8, f32, fC32
Dead time	Count source X p, or no dead time
	p: Setting value of the DTT register, 01h to FFh
	Count source: f1, f2, f1 divided by 2, f2 divided by 2
Active level	Enable to select "H" or "L"
Positive and negative-phase concurrent	Positive and negative-phases concurrent active disable function
active disable function	Positive and negative-phases concurrent active detect function
Interrupt frequency	For timer B2 interrupt, select a carrier wave cycle-to-cycle basis
	through 15 times carrier wave cycle-to-cycle basis

NOTE:

1. Forced cutoff with NMI input is effective when the IVPCR1 bit in the TB2SC register is set to 1 (three-phase output forcible cutoff by NMI input enabled). If an "L" signal is applied to the NMI pin when the IVPCR1 bit is 1, the related pins go to a high-impedance state regardless of which functions of those pins are being used.

Related pins: • P7_2/CLK2/TA1OUT/V

- P7_3/CTS2/RTS2/TA1IN/V
- P7 4/TA2OUT/W/(CLK4)
- P7_5/TA2IN/W/(SOUT4)
- P8_0/TA4OUT/U(SIN4)
- P8 1/TA4IN/U







Figure 14.1 Three-Phase Motor Control Timer Function Block Diagram



- 1. Set the INVC0 register after the PRC1 bit in the PRCR register is set to 1 (write enabled). Rewrite bits INV00 to INV02, and INV06 when the timers A1, A2, A4, and B2 stop.
- 2. Bits INV00 and INV01 are enabled only when the INV11 bit is set to 1 (three-phase mode 1). The ICTB2 counter is incremented by one every time the timer B2 underflows, regardless of INV00 and INV01 bit settings, when the INV11 bit is set to 0 (three-phase mode 0).

When setting the INV01 bit to 1, set the timer A1 count start flag before the first timer B2 underflow.

When the INV00 bit is set to 1, the first interrupt is generated when the timer B2 underflows n-1 times, if n is the value set in the ICTB2 counter. Subsequent interrupts are generated every n times the timer B2 underflows.

- 3. Set the INV01 bit to 1 after setting the ICTB2 register .
- Set the INV02 bit to 1 to operate the dead time timer, U-, V-, and W-phase output control circuits and ICTB2 counter.
- 5. When the INV03 bit is set to 1, the pins applied to U/V/W output three-phase PWM.

Pins U, \overline{U} , V, \overline{V} , W, and \overline{W} , including pins shared with other output functions, are all placed in high-impedance states when the following conditions are all met.

- The INV02 bit is set to 1 (three-phase control timer function)
- The INV03 bit is set to 0 (three-phase control timer output disabled)
- Direction registers of each port are set to 0 (input mode)
- 6. The INV03 bit is set to 0 when the following conditions are all met.
 - Rese
 - A concurrent active state occurs while INV04 bit is set to 1
 - The INV03 bit is set to 0 by program
 - A signal applied to the NMI pin changes "H" to "L"

When both the INV04 and INV05 bits are set to 1, the INV03 bit is set to 0.

- 7. The INV05 bit cannot be set to 1 by program. Set the INV04 bit to 0, as well, when setting the INV05 bit to 0.
- 8. The following table describes how the INV06 bit works.


Item	INV06 = 0	. INV06 = 1	
Mode	Triangular wave modulation mode	Sawtooth wave modulation mode	
	Transferred once by generating a transfer trigger after setting registers IDB0 and IDB1	Transferred every time a transfer trigger is generated	
Timing to trigger the dead time timer when the INV16 bit=0	On the falling edge of a one-shot pulse of timer A1, A2, or A4	By a transfer trigger, or the falling edge of a one-shot pulse of timer A1, A2, or A4	
INV13 bit	Enabled when the INV11 bit=1 and the INV06 bit=0	Disabled	

Transfer trigger: Timer B2 underflows and write to the INV07 bit, or write to the TB2 register when INV10 = 1

9. When the INV06 bit is set to 1, set the INV11 bit to 0 (three-phase mode 0) and the PWCON bit in the TB2SC register to 0 (reload timer B2 with timer B2 underflow).

Figure 14.2 INVC0 Register





- 1. Rewrite the INVC1 register after the PRC1 bit in the PRCR register is set to 1 (write enabled). Timers A1, A2, A4, and B2 must be stopped during rewrite.
- 2. The following table lists how the INV11 bit works.


The following table near the first transfer			
Item	INV11 = 0	INV11 = 1	
Mode	Three-phase mode 0	Three-phase mode 1	
Registers TA11, TA21, and TA41	Not used	Used	
Bits INV00 and INV01	Disabled. The ICTB2 counter is incremented whenever the timer B2 underflows	Enabled	
INV13 bit	Disabled	Enabled when INV11=1 and INV06=0	

- 3. When the INV06 bit is set to 1 (sawtooth wave modulation mode), set the INV11 bit to 0 (three-phase mode 0). Also, when the INV11 bit is set to 0, set the PWCON bit in the TB2SC register to 0 (timer B2 is reloaded when the timer B2 underflows).
- 4. The INV13 bit is enabled only when the INV06 bit is set to 0 (Triangular wave modulation mode) and the INV11 bit to 1 (three-phase mode 1).
- 5. If the following conditions are all met, set the INV16 bit to 1 (rising edge of the three-phase output shift register).
 - The INV15 bit is set to 0 (dead time timer enabled)
 - The Dij bit (i=U, V or W, j=0, 1) and DiBj bit always have different values when the INV03 bit is set to 1. (The positive-phase and negative-phase always output opposite level signals.)

If above conditions are not met, set the INV16 bit to 0 (falling edge of a one-shot pulse of timers A1, A2, and A4).


6. Selected by the PCLK0 bit in the PCLKR register.

Figure 14.3 INVC1 Register




1. The values of registers IDB0 and IDB1 are transferred to the three-phase output shift register by a transfer

After the transfer trigger occurs, the values written in the IDB0 register determine each phase output signal first. Then the value written in the IDB1 register on the falling edge of timers A1, A2, and A4 one-shot pulse determines each phase output signal.



- 1. Use the MOV instruction to set the DTT register.
- 2. The DTT register is enabled when the INV15 bit in the INVC1 register is set to 0 (dead time enabled). No dead time can be set when the INV15 bit is set to 1 (dead time disabled). The INV06 bit in the INVC0 register determines start trigger of the DTT register.

Figure 14.4 Registers IDB0, IDB1, and DTT




- 1. Use a 16-bit data for read and write.
- 2. If the TAi or TAi1 register is set to 0000h, no counters start and no timer Ai interrupt is generated.
- 3. Use the MOV instruction to set registers TAi and TAi1.
- 4. When the INV15 bit in the INVC1 register is set to 0 (dead timer enabled), phase switches from an inactive level to an active level when the dead time timer stops.
- 5. When the INV11 bit in the INVC1 register is set to 0 (three-phase mode 0), the value of the TAi register is transferred to the reload register by a timer Ai start trigger. When the INV11 bit is set to 1 (three-phase mode 1), the value of the TAi1 register is first transferred to the reload register by a timer Ai start trigger. Then, the value of the TAi register is transferred by the next trigger. The values of registers TAi1 and TAi are transferred alternately to the reload register with every timer Ai start trigger.
- 6. Do not write to these registers when the timer B2 underflows.
- 7. Follow the procedure below to set the TAi1 register.
 - (a) Write value to the TAi1 register,
 - (b) Wait one timer Ai count source cycle, and
 - (c) Write the same value as (a) to the TAi1 register.

Timer B2 Register (1) Symbol Address After Reset TB2 0395h - 0394h Undefined Setting Range **Function** RW If setting value is n, count source is divided by n+1. 0000h to FFFFh RW Timers A1, A2, and A4 start every time an underflow occurs. NOTE:


1. Use a 16-bit data for read and write.

Figure 14.5 Registers TA1, TA2, TA4, TA11, TA21, TA41, and TB2



- 1. Use the MOV instruction to set the ICTB2 register.
- 2. If the INV01 bit is set to 1, set the ICTB2 register when the TB2S bit is set to 0 (timer B2 count stops), If the INV01 bit is set to 0 and the TB2S bit to 1 (timer B2 count starts), do not set the ICTB2 register when the timer B2 underflows.
- 3. If the INV00 bit is set to 1, the first interrupt is generated when the timer B2 underflows *n-1* times, *n* being the value set in the ICTB2 counter. Subsequent interrupts are generated every *n* times the timer B2 underflows.

Timer B2 Special Mode Register (1)



- 1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled).
- 2. If the INV11 bit in the INVC1 register is 0 (three-phase mode 0) or the INV06 bit in the INVC0 register is 1 (sawtooth wave modulation mode), set this bit to 0 (timer B2 underflow).
- 3. Related pins are U(P8_0/TA4OUT/(SIN4)), $\overline{\text{U}}$ (P8_1/TA4IN), V(P7_2/CLK2/TA1OUT), $\overline{\text{V}}$ (P7_3/ $\overline{\text{CTS2}}$ /RTS2/TA1IN), W(P7_4/TA2OUT/(CLK4)), $\overline{\text{W}}$ (P7_5/TA2IN/(SOUT4)).
 - If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit = 1, the target pins go to a high-impedance state regardless of which functions of those pins are being used.
 - After forced interrupt (cutoff), input "H" to the $\overline{\text{NMI}}$ pin and set the IVPCR1 bit to 0: this forced cutoff will be reset.

Figure 14.6 Registers ICTB2 and TB2SC





Figure 14.7 Registers TRGSR and TRBSR



1. Selected by the PCLK0 bit in the PCLKR register.

Timer B2 Mode Register




Figure 14.8 Registers TA1MR, TA2MR, TA4MR, and TB2MR

The three-phase motor control timer function is enabled by setting the INV02 bit in the INVC0 register to 1. When this function is selected, timer B2 is used to control the carrier wave, and timers A4, A1, and A2 are used to control three-phase PWM outputs $(U, \overline{U}, V, \overline{V}, W, \text{ and } \overline{W})$. The dead time is controlled by a dedicated dead-time timer. Figure 14.9 shows an Example of Triangular Wave Modulation Operation and Figure 14.10 shows an Example of Sawtooth Wave Modulation Operation.




Figure 14.9 Triangular Wave Modulation Operation




Figure 14.10 Sawtooth Wave Modulation Operation

15. Serial Interface

Serial interface is configured with 7 channels: UART0 to UART2 and SI/O3 to SI/O6 (1).

NOTE:

1.100-pin version supports 5 channels; UART0 to UART2, SI/O3, SI/O4 128-pin version supports 7 channels; UART0 to UART2, SI/O3 to SI/O6

15.1 UARTi (i = 0 to 2)

UARTi each have an exclusive timer to generate a transfer clock, so they operate independently of each other. Figures 15.1 to 15.3 show the UARTi Block Diagram. Figure 15.4 shows the UARTi Transmit/Receive Unit.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode).
- Special mode 1 (I²C mode)
- Special mode 2
- Special mode 3 (Bus collision detection function, IE mode)
- Special mode 4 (SIM mode) : UART2

Figures 15.5 to 15.10 show the UARTi-related registers.

Refer to tables listing each mode for register setting.






Figure 15.1 UARTO Block Diagram




Figure 15.2 UART1 Block Diagram




Figure 15.3 UART2 Block Diagram






Figure 15.4 UARTi Transmit/Receive Unit




- (reception disabled), all of bits SUM, PER, FER, and OER are set to 0 (no error). The SUM bit is set to 0 (no error) when all of the PER, FER and OER bits are = 0 (no error).
- Also, the PER and FER bits are set to 0 by reading the lower byte of the UiRB register.
- 3. These error flags are disabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous serial I/O mode) or to 010b (I²C mode). When read, the content is undefined.




- 1. Write to this register while serial interface is neither transmitting nor receiving.
- 2. Use the MOV instruction to write to this register.
- 3. Write to this register after setting bits CLK1 to CLK0 in the UiC0 register.

Figure 15.5 Registers U0TB to U2TB, U0RB to U2RB, and U0BRG to U2BRG




- 1. To receive data, set the corresponding port direction bit for each RXDi pin to 0 (input mode).
- 2. Set the corresponding port direction bit for pins SCL and SDA to 0 (input mode).
- 3. Set the corresponding port direction bit for each CLKi pin to 0 (input mode).

UARTi Transmit/Receive Control Register 0 (i = 0 to 2)



- 1. CTS1/RTS1 can be used when the CLKMD1 bit in the UCON register = 0 (only CLK1 output) and the RCSP bit in the UCON register = 0 (CTSO/RTSO not separated).
- 2. Set the corresponding port direction bit for each CTSi pin to 0 (input mode).
- 3. SCL2/P7_1 is N channel open-drain output. The NCH bit in the U2C0 register is N channel open-drain output regardless of the NCH bit.
- 4. The UFORM bit is enabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous serial I/O mode), or 101b (UART mode, 8-bit transfer data) Set this bit to 1 when bits SMD2 to SMD0 are set to 010b (I2C mode), and to 0 when bits SMD2 to SMD0 are set to 100b (UART mode, 7-bit transfer data) or 110b (UART mode, 9-bit transfer data).
- 5. When changing bits CLK1 to CLK0, set the UiBRG register.
- 6. Selected by the PCLK1 bit in the PCLKR register.

Figure 15.6 Registers U0MR to U2MR and U0C0 to U2C0



1. The UjLCH bit is enabled when bits SMD2 to SMD0 in the UjMR register are set to 001b (clock synchronous serial I/O mode), 100b (UART mode, 7-bit transfer data) or 101b (UART mode, 8-bit transfer data). Set this bit to 0 when bits SMD2 to SMD0 are set to 010b (I²C mode) or 110b (UART mode, 9-bit transfer data).


UART2 Transmit/Receive Control Register 1

b7 b6 b5 b4 b3 b2 b1 b0		ymbol U2C1		fter Reset 0000010b	
	Bit Symbol	Bit Name	Function		RW
	TE	Transmit enable bit	0 : Transmission disabled 1 : Transmission enabled		RW
	TI	Transmit buffer empty flag	0 : Data present in U2TB re 1 : No data present in U2TB	gister register	RO
	RE	Receive enable bit	0 : Reception disabled 1 : Reception enabled		RW
	RI	Receive complete flag	0 : No data present in U2RB 1 : Data present in U2RB re		RO
	U2IRS	UART2 transmit interrupt source select bit	0 : Transmit buffer empty (T 1 : Transmission completed (RW
1	U2RRM	UART2 continuous receive mode enable bit	0 : Continuous receive mod 1 : Continuous receive mod		RW
	U2LCH	Data logic select bit (1)	0 : No reverse 1 : Reverse		RW
<u> </u>	U2ERE	Error signal output enable bit	0 : Output disabled 1 : Output enabled		RW

NOTE:


1. The U2LCH bit is enabled when bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode), 100b (UART mode, 7-bit transfer data) or 101b (UART mode, 8-bit transfer data). Set this bit to 0 when bits SMD2 to SMD0 are set to 010b (I²C mode) or 110b (UART mode, 9-bit transfer data).

Figure 15.7 Registers U0C1, U1C1, and U2C1




- 1. When using multiple transfer clock output pins, make sure the following conditions are met:
 - •The CKDIR bit in the U1MR register = 0 (internal clock)

UARTi Special Mode Register (i = 0 to 2)




- 1. The BBS bit is set to 0 by writing 0 in a program (writing 1 has no effect).
- 2. Underflow signal of timer A3 in UART0, underflow signal of timer A4 in UART1, underflow signal of timer A0 in UART2.
- 3. When a transfer begins, the SSS bit is set to 0 (not synchronized to RXDi).

Figure 15.8 Registers UCON, and U0SMR to U2SMR



UARTi Special Mode Register 3 (i = 0 to 2)



- 1. Bits DL2 to DL0 are used to generate a delay in SDAi output by digital means during I²C mode. In other than I²C mode, set these bits to 000b (no delay).
- 2. The amount of delay varies with the load on pins SCLi and SDAi. Also, when using an external clock, the amount of delay increases by about 100 ns.

Figure 15.9 Registers U0SMR2 to U2SMR2 and U0SMR3 to U2SMR3




Figure 15.10 Registers U0SMR4 to U2SMR4

15.1.1 Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data.

Table 15.1 lists the Clock Synchronous Serial I/O Mode Specifications. Table 15.2 lists the Registers to be Used in and Setting in Clock Synchronous Serial I/O Mode.

Table 15.1 Clock Synchronous Serial I/O Mode Specifications

Item	Specification			
Transfer data format	Transfer data length: 8 bits			
Transfer clock	The CKDIR bit in the UiMR register = 0 (internal clock) : fj/(2(n+1))			
	• fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of the UiBRG register 00h to FFh			
	The CKDIR bit = 1 (external clock): Input from CLKi pin			
Transmit/receive control	Selectable from CTS function, RTS function or CTS/RTS function disabled			
Transmit start condition	Before transmission can start, meet the following requirements (1)			
	• The TE bit in the UiC1 register = 1 (transmission enabled)			
	• The TI bit in the UiC1 register = 0 (data present in the UiTB register)			
	• If CTS function is selected, input on the CTSi pin = L			
Receive start condition	Before reception can start, meet the following requirements (1)			
	• The RE bit in the UiC1 register = 1 (reception enabled)			
	• The TE bit in the UiC1 register = 1 (transmission enabled)			
	• The TI bit in the UiC1 register = 0 (data present in the UiTB register)			
Interrupt request	For transmission, one of the following conditions can be selected			
generation timing	• The UiIRS bit (2) = 0 (transmit buffer empty): when transferring data from the			
	UiTB register to the UARTi transmit register (at start of transmission)			
	• The UiIRS bit =1 (transmission completed): when the serial interface finished			
	transmitting data from the UARTi transmit register			
	For reception			
	• When transferring data from the UARTi receive register to the UiRB register (at			
	completion of reception)			
Error detection	Overrun error (3)			
	This error occurs if the serial interface started receiving the next data before reading			
	the UiRB register and received the 7th bit of the next data			
Select function	CLK polarity selection			
	Transfer data input/output can be selected to occur synchronously with the rising or			
	the falling edge of the transfer clock			
	LSB first, MSB first selection			
	Whether to start transmitting or receiving data begins with bit 0 or begins with bit 7 can be selected			
	Continuous receive mode selection			
	Reception is enabled immediately by reading the UiRB register			
	Switching serial data logic			
	This function reverses the logic value of the transmit/receive data			
	Transfer clock output from multiple pins selection (UART1) • Transfer clock output from multiple pins selection (UART1)			
	The output pin can be selected in a program from two UART1 transfer clock pins that			
	have been set			
	Separate CTS/RTS pins (UART0)			
	CTS0 and RTS0 are input/output from separate pins			
i = 0 to 2	1 0 100 and 11100 are inpurousput nom separate pins			

i = 0 to 2NOTES:

- 1. When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- 2. Bits U0IRS and U1IRS are bits 0 and 1 in the UCON register; the U2IRS bit is bit 4 in the U2C1 register.
- 3. If an overrun error occurs, the receive data of UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.



Table 15.2 Registers to be Used and Settings in Clock Synchronous Serial I/O Mode

Register	Bit	Function			
UiTB (1)	0 to 7	Set transmit data			
UiRB (1)	0 to 7	Receive data can be read			
	OER	Overrun error flag			
UiBRG	0 to 7	Set a bit rate			
UiMR (1)	SMD2 to SMD0	Set to 001b			
	CKDIR	Select the internal clock or external clock			
	IOPOL	Set to 0			
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register			
	CRS	Select CTS or RTS to use			
	TXEPT	Transmit register empty flag			
	CRD	Select CTS/RTS function enabled or disabled			
	NCH	Select TXDi pin output mode			
	CKPOL	Select the transfer clock polarity			
	UFORM	Select the LSB first or MSB first			
UiC1	TE	Set this bit to 1 to enable transmission			
	TI	Transmit buffer empty flag			
	RE	Set this bit to 1 to enable reception			
	RI	Reception complete flag			
	U2IRS ⁽²⁾	Select the UART2 transmit interrupt source			
	U2RRM ⁽²⁾	Set this bit to 1 to use continuous receive mode			
	UiLCH	Set this bit to 1 to use inverted data logic			
	UiERE	Set to 0			
UiSMR	0 to 7	Set to 0			
UiSMR2	0 to 7	Set to 0			
UiSMR3	0 to 2	Set to 0			
	NODC	Select clock output mode			
	4 to 7	Set to 0			
UiSMR4	0 to 7	Set to 0			
UCON	U0IRS, U1IRS	Select the UART0/UART1 transmit interrupt source			
	U0RRM, U1RRM	Set this bit to 1 to use continuous receive mode			
	CLKMD0	Select the transfer clock output pin when the CLKMD1 bit = 1			
	CLKMD1	Set this bit to 1 to output UART1 transfer clock from two pins			
	RCSP	Set this bit to 1 to accept as input the CTS0 signal of the UART0 from the P6_4 pin			
	7	Set to 0			

i = 0 to 2

- 1. Not all register bits are described above. Set those bits to 0 when writing to the registers in clock synchronous serial I/O mode.
- 2. Set bits 4 and 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.

Table 15.3 lists the I/O Pin Functions (when not select multiple transfer clock output pin select function) in clock synchronous serial I/O mode. Table 15.4 lists the P6_4 Pin Functions in clock synchronous serial I/O mode.

Note that for a period from when the UARTi operating mode is selected to when transfer starts, the TXDi pin outputs an "H".

Figure 15.11 shows the Transmit/Receive Operation during clock synchronous serial I/O mode.

Table 15.3 I/O Pin Functions (when not select multiple transfer clock output pin select function)

Pin Name	Function	Method of Selection
TXDi	Serial data output	(Outputs dummy data when performing reception only)
(P6_3, P6_7, P7_0)		
RXDi	Serial data input	Bits PD6_2 and PD6_6 in PD6 register = 0
(P6_2, P6_6, P7_1)		PD7_1 bit in PD7 register = 0
		(Can be used as an input port when performing transmission only)
CLKi	Transfer clock output	CKDIR bit in UiMR register = 0
(P6_1, P6_5, P7_2)	Transfer clock input	CKDIR bit = 1
		Bits PD6_1 and PD6_5 in PD6 register = 0
		PD7_2 bit in PD7 register = 0
CTSi/RTSi	CTS input	CRD bit in UiC0 register = 0
(P6_0, P6_4, P7_3)		CRS bit in UiC0 register = 0
		Bits PD6_0 and PD6_4 in PD6 register = 0
		PD7_3 bit in PD7 register = 0
	RTS output	CRD bit = 0
		CRS bit = 1
	I/O port	CRD bit = 1

i = 0 to 2

Table 15.4 P6_4 Pin Functions

	Bit set Value						
Pin Function	U1C0 Register		UCON Register			PD6 Register	
	CRD bit	CRS bit	RCSP bit	CLKMD1 bit	CLKMD0 bit	PD6_4 bit	
P6_4	1	-	0	0	-	Input: 0, Output: 1	
CTS1	0	0	0	0	-	0	
RTS1	0	0 1 0 0 -		-	-		
CTS0 (1)	0	0	1	0	-	0	
CLKS1	-	-	-	1 ⁽²⁾	1	-	

-: 0 or 1

- 1. In addition to this, set the CRD bit in the U0C0 register to 0 (CTS0/RTS0 enabled) and the CRS bit in the U0C0 register to 1 (RTS0 selected).
- 2. When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output:
 - High if the CLKPOL bit in the U1C0 register = 0
 - Low if the CLKPOL bit = 1






Figure 15.11 Transmit and Receive Operation

15.1.1.1 Counter Measure for Communication Error Occurs

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below.

- Resetting the UiRB register (i = 0 to 2)
 - (1) Set the RE bit in the UiC1 register to 0 (reception disabled)
 - (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled)
 - (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous serial I/O mode)
 - (4) Set the RE bit in the UiC1 register to 1 (reception enabled)
- Resetting the UiTB register (i = 0 to 2)
 - (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled)
 - (2) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous serial I/O mode)
 - (3) 1 (transmission enabled) is written to the TE bit in the UiC1 register, regardless of the TE bit

15.1.1.2 CLK Polarity Select Function

Use the CKPOL bit in the UiC0 register (i = 0 to 2) to select the transfer clock polarity. Figure 15.12 shows the Transfer Clock Polarity.




Figure 15.12 Transfer Clock Polarity

15.1.1.3 LSB First/MSB First Select Function

Use the UFORM bit in the UiC0 register (i = 0 to 2) to select the transfer format.

Figure 15.13 shows the Transfer Format.




Figure 15.13 Transfer Format

15.1.1.4 Continuous Receive Mode

In continuous receive mode, receive operation becomes enable when the receive buffer register is read. It is not necessary to write dummy data into the transmit buffer register to enable receive operation in this mode. However, a dummy read of the receive buffer register is required when starting the operating mode.

When the UiRRM bit (i = 0 to 2) = 1 (continuous receive mode), the TI bit in the UiC1 register is set to 0 (data present in UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. Bits U0RRM and U1RRM are bits 2 and 3 in the UCON register, respectively, and the U2RRM bit is the bit 5 in the U2C1 register.

15.1.1.5 Serial Data Logic Switching Function

When the UiLCH bit in the UiC1 register (i = 0 to 2) = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the receive data has its logic reversed when read from the UiRB register. Figure 15.14 shows the Serial Data Logic Switching.




Figure 15.14 Serial Data Logic Switching

15.1.1.6 Transfer Clock Output From Multiple Pins (UART1)

Use bits CLKMD1 to CLKMD0 in the UCON register to select one of the two transfer clock output pins. Figure 15.15 shows the Transfer Clock Output from Multiple Pins. This function can be used when the selected transfer clock for UART1 is an internal clock.




Figure 15.15 Transfer Clock Output from Multiple Pins

15.1.1.7 CTS/RTS Function

When the CTS function is used transmit and receive operation start when "L" is applied to the CTSi/RTSi (i = 0 to 2) pin. Transmit and receive operation begins when the CTSi/RTSi pin is held "L". If the "L" signal is switched to "H" during a transmit or receive operation, the operation stops before the next data.

When the RTS function is used, the CTSi/RTSi pin outputs on "L" signal when the MCU is ready to receive. The output level becomes "H" on the first falling edge of the CLKi pin.

- CRD bit in UiC0 register = 1 (CTS/RTS function disabled) CTSi/RTSi pin is programmable I/O function
- CRD bit = 0, CRS bit in UiC0 register = 0 (CTS function is selected)

CTSi/RTSi pin is CTS function

• CRD bit = 0, CRS bit = 1 (RTS function is selected)

CTSi/RTSi pin is RTS function

15.1.1.8 CTS/RTS Separate Function (UART0)

This function separates CTS0/RTS0, outputs RTS0 from the P6_0 pin, and accepts as input the CTS0 from the P6_4 pin. To use this function, set the register bits as shown below.

- CRD bit in U0C0 register = 0 (CTS/RTS of UART0 enabled)
- CRS bit in U0C0 register = 1 (output RTS of UART0)
- CRD bit in U1C0 register = 0 (CTS/RTS of UART1 enabled)
- CRS bit in U1C0 register = 0 (input CTS of UART1)
- RCSP bit in UCON register = 1 (input CTS0 from the P6_4 pin)
- CLKMD1 bit in UCON register = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, CTS/RTS of UART1 separate function cannot be used.

Figure 15.16 shows the CTS/RTS Separate Function.




Figure 15.16 CTS/RTS Separate Function

15.1.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired bit rate and transfer data format. Table 15.5 lists the UART Mode Specifications. Table 15.6 lists the Registers to be Used and Setting in UART Mode.

Table 15.5 UART Mode Specifications

Item	Specification
Transfer data format	Character bit (transfer data): Selectable from 7, 8 or 9 bits
	Start bit: 1 bit
	Parity bit: Selectable from odd, even, or none
	Stop bit: Selectable from 1 or 2 bits
Transfer clock	CKDIR bit in UiMR register = 0 (internal clock) : fj/(16(n+1))
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of the UiBRG register 00h to FFh
	• The CKDIR bit = 1 (external clock) : fEXT/(16(n+1))
	fEXT: Input from CLKi pin. n:Setting value of the UiBRG register 00h to FFh
Transmit/receive control	Selectable from CTS function, RTS function or CTS/RTS function disabled
Transmit start condition	Before transmission can start, meet the following requirements
	• The TE bit in the UiC1 register = 1 (transmission enabled)
	The TI bit in the UiC1 register = 0 (data present in UiTB register)
	• If CTS function is selected, input on the CTSi pin = L
Receive start condition	Before reception can start, meet the following requirements
	• The RE bit in the UiC1 register = 1 (reception enabled)
	Start bit detection
Interrupt request	For transmission, one of the following conditions can be selected
generation timing	• The UiIRS bit (1) = 0 (transmit buffer empty): when transferring data from the UiTB register
	to the UARTi transmit register (at start of transmission)
	• The UiIRS bit =1 (transmission completed): when the serial interface finished
	transmitting data from the UARTi transmit register
	For reception
	When transferring data from the UARTi receive register to the UiRB register
	(at completion of reception)
Error detection	Overrun error (2)
	This error occurs if the serial interface started receiving the next data before reading
	the UiRB register and received the bit one before the last stop bit of the next data
	• Framing error ⁽³⁾
	This error occurs when the number of stop bits set is not detected
	Parity error (3)
	This error occurs when if parity is enabled, the number of 1's in parity and character
	bits does not match the number of 1's set
	Error sum flag
	This flag is set to 1 when any of the overrun, framing, or parity errors occur
Select function	LSB first, MSB first selection
	Whether to start transmitting or receiving data begins with bit 0 or begins with bit 7 can
	be selected
	Serial data logic switch
	This function reverses the logic of the transmit/receive data. The start and stop bits are not reversed.
	TXD, RXD I/O polarity switch
	This function reverses the polarities of the TXD pin output and RXD pin input.
	The logic levels of all I/O data is reversed.
	Separate CTS/RTS pins (UART0)
	CTS0 and RTS0 are input/output from separate pins

i = 0 to 2

- 1. Bits U0IRS and U1IRS are bits 0 and 1 in the UCON register. The U2IRS bit is bit 4 in the U2C1 register.
- 2. If an overrun error occurs, the receive data of UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.
- 3. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the UARTi receive register to the UiRB register.



Table 15.6 Registers to Be Used and Settings in UART Mode

Register	Bit	Function			
UiTB	0 to 8	Set transmit data (1)			
UiRB	0 to 8	Receive data can be read (1)			
	OER,FER,PER,SUM	Error flag			
UiBRG	0 to 7	Set a bit rate			
UiMR	SMD2 to SMD0	Set these bits to 100b when transfer data is 7-bit long			
		Set these bits to 101b when transfer data is 8-bit long			
		Set these bits to 110b when transfer data is 9-bit long			
	CKDIR	Select the internal clock or external clock			
	STPS	Select the stop bit			
	PRY, PRYE	Select whether parity is included and whether odd or even			
	IOPOL	Select the TXD/RXD input/output polarity			
UiC0	CLK0 to CLK1	Select the count source for the UiBRG register			
	CRS	Select CTS or RTS to use			
	TXEPT	Transmit register empty flag			
	CRD	Select CTS/RTS function enabled or disabled			
	NCH	Select TXDi pin output mode			
	CKPOL	Set to 0			
	UFORM	LSB first or MSB first can be selected when transfer data is 8-bit long. Set t			
		bit to 0 when transfer data is 7- or 9-bit long.			
UiC1	TE	Set this bit to 1 to enable transmission			
	TI	Transmit buffer empty flag			
	RE	Set this bit to 1 to enable reception			
	RI	Reception complete flag			
	U2IRS (2)	Select the UART2 transmit interrupt source			
	U2RRM (2)	Set to 0			
	UiLCH	Set this bit to 1 to use inverted data logic			
	UiERE	Set to 0			
UiSMR	0 to 7	Set to 0			
UiSMR2	0 to 7	Set to 0			
UiSMR3	0 to 7	Set to 0			
UiSMR4	0 to 7	Set to 0			
UCON	U0IRS, U1IRS	Select the UART0/UART1 transmit interrupt source			
	U0RRM, U1RRM	Set to 0			
	CLKMD0	Invalid because the CLKMD1 bit = 0			
	CLKMD1	Set to 0			
	RCSP	Set this bit to 1 to accept as input the CTS0 of UART0 signal from the P6_4 pin			
	7	Set to 0			

i = 0 to 2

- 1. The bits used for transmit/receive data are as follows:
 - Bits 0 to 6 when transfer data is 7-bit long
 - Bits 0 to 7 when transfer data is 8-bit long
 - Bits 0 to 8 when transfer data is 9-bit long.
- 2. Set bits 4 to 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are included in the UCON register.



Table 15.7 lists the I/O Pins Functions in UART mode. Table 15.8 lists the P6_4 Pin Functions in UART mode. Note that for a period from when the UARTi operating mode is selected to when transfer starts, the TXDi pin outputs an "H".

Figure 15.17 shows the Transmit Operation in UART mode. Figure 15.18 shows the Receive Operation in UART mode.

Table 15.7 I/O Pin Functions

Pin Name	Function	Method of Selection
TXDi	Serial data output	(Outputs "H" when performing reception only)
(P6_3, P6_7, P7_0)		
RXDi	Serial data input	Bits PD6_2 and PD6_6 in PD6 register = 0
(P6_2, P6_6, P7_1)		PD7_1 bit in PD7 register = 0
		(Can be used as an input port when performing transmission only)
CLKi	I/O port	CKDIR bit in UiMR register = 0
(P6_1, P6_5, P7_2)	Transfer clock input	CKDIR bit in UiMR register = 1
		Bits PD6_1 and PD6_5 in PD6 register = 0
		PD7_2 bit in PD7 register = 0
CTSi/RTSi	CTS input	CRD bit in UiC0 register = 0
(P6_0, P6_4, P7_3)		CRS bit in UiC0 register = 0
		Bits PD6_0 and PD6_4 in PD6 register = 0
		PD7_3 bit in PD7 register = 0
	RTS output	CRD bit = 0
		CRS bit = 1
	I/O port	CRD bit = 1

i = 0 to 2

Table 15.8 P6_4 Pin Functions

	Bit set Value					
Pin Function	U1C0 Register		UCON Register		PD6 Register	
	CRD bit	CRS bit	RCSP bit CLKMD1 bit		PD6_4 bit	
P6_4	1	-	0	0	Input: 0, Output: 1	
CTS1	0	0	0 0		0	
RTS1	0	1	0	0	-	
CTS0 (1)	0	0	1 0		0	

^{-: 0} or 1

NOTE:

1. In addition to this, set the CRD bit in the U0C0 register to 0 (CTS0/RTS0 enabled) and the CRS bit in the U0C0 register to 1 (RTS0 selected).






Figure 15.17 Transmit Operation




Figure 15.18 Receive Operation

15.1.2.1 Bit Rates

In UART mode, the frequency set by the UiBRG register (i = 0 to 2) divided by 16 become the bit rates. Table 15.9 lists an Example of Bit Rates and Settings.

Table 15.9 Example of Bit Rates and Settings

I	0 10	Peripheral Function Clock: 16 MHz		Peripheral Function Clock: 20 MHz		Peripheral Function Clock: 24 MHz (1)	
	Count Source	Set Value of	Bit Rate	Set Value of	Bit Rate	Set Value of	Bit Rate
(bps)	of UiBRG	UiBRG: n	(bps)	UiBRG: n	(bps)	UiBRG: n	(bps)
1200	f8	103 (67h)	1202	129 (81h)	1202	155 (9Bh)	1202
2400	f8	51 (33h)	2404	64 (40h)	2404	77 (4Dh)	2404
4800	f8	25 (19h)	4808	32 (20h)	4735	38 (26h)	4808
9600	f1	103 (67h)	9615	129 (81h)	9615	155 (9Bh)	9615
14400	f1	68 (44h)	14493	86 (56h)	14368	103 (67h)	14423
19200	f1	51 (33h)	19231	64 (40h)	19231	77 (4Dh)	19231
28800	f1	34 (22h)	28571	42 (2Ah)	29070	51 (33h)	28846
31250	f1	31 (1Fh)	31250	39 (27h)	31250	47 (2Fh)	31250
38400	f1	25 (19h)	38462	32 (20h)	37879	38 (26h)	38462
51200	f1	19 (13h)	50000	23 (17h)	52083	28 (1Ch)	51724

i = 0 to 2

NOTE:

1.24 MHz is available Normal-ver. only.

15.1.2.2 Counter Measure for Communication Error Occurs

If a communication error occurs while transmitting or receiving in UART mode, follow the procedures below.

- Resetting the UiRB register (i = 0 to 2)
 - (1) Set the RE bit in the UiC1 register to 0 (reception disabled)
 - (2) Set the RE bit in the UiC1 register to 1 (reception enabled)
- Resetting the UiTB register (i = 0 to 2)
 - (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled)
 - (2) Set bits SMD2 to SMD0 in the UiMR register to 001b, 101b, 110b
 - (3) 1 (transmission enabled) is written to the TE bit in the UiC1 register, regardless of the TE bit

15.1.2.3 LSB First/MSB First Select Function

As shown in Figure 15.19, use the UFORM bit in the UiC0 register to select the transfer format. Figure 15.19 shows the Transfer Format. This function is valid when transfer data is 8-bit long.




Figure 15.19 Transfer Format

15.1.2.4 Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register.

Figure 15.20 shows the Serial Data Logic Switching.




Figure 15.20 Serial Data Logic Switching

15.1.2.5 TXD and RXD I/O Polarity Inverse Function

This function inverses the polarities of the TXDi pin output and RXDi pin input. The logic levels of all input/output data (including the start, stop and parity bits) are inversed.

Figure 15.21 shows the TXD and RXD I/O Polarity Inverse.




Figure 15.21 TXD and RXD I/O Polarity Inverse

15.1.2.6 CTS/RTS Function

When the CTS function is used transmit operation start when "L" is applied to the CTSi/RTSi (i = 0 to 2) pin. Transmit operation begins when the $\overline{CTSi}/\overline{RTSi}$ pin is held "L". If the "L" signal is switched to "H" during a transmit operation, the operation stops before the next data.

When the RTS function is used, the CTSi/RTSi pin outputs on "L" signal when the MCU is ready to receive. The output level becomes "H" on the first falling edge of the CLKi pin.

• CRD bit in UiC0 register = 1 (CTS/RTS function of UART0 disabled)

CTSi/RTSi pin is programmable I/O function

• CRD bit = 0, CRS bit in UiC0 register= 0 (CTS function is selected)

CTSi/RTSi pin is CTS function

• CRD bit = 0, CRS bit = 1 (RTS function is selected) CTSi/RTSi pin is RTS function

15.1.2.7 CTS/RTS Separate Function (UART0)

This function separates CTS0/RTS0, outputs RTS0 from the P6_0 pin, and accepts as input the CTS0 from the P6_4 pin. To use this function, set the register bits as shown below.

- CRD bit in U0C0 register = 0 (CTS/RTS of UART0 enabled)
- CRS bit in U0C0 register = 1 (output RTS of UART0)
- CRD bit in U1C0 register = 0 (CTS/RTS of UART1 enabled)
- CRS bit in U1C0 register = 0 (input CTS of UART1)
- RCSP bit in UCON register = 1 (input CTS0 from the P6_4 pin)
- CLKMD1 bit in UCON register = 0 (CLKS1 not used)

Note that when using the CTS/RTS separate function, CTS/RTS of UART1 separate function cannot be used.

Figure 15.22 shows CTS/RTS separate function usage.




Figure 15.22 CTS/RTS Separate Function

15.1.3 Special Mode 1 (I²C Mode)

I²C mode is provided for use as a simplified I²C interface compatible mode. Table 15.10 lists the I²C Mode Specifications. Figure 15.23 shows the I²C Mode Block Diagram. Table 15.11 lists the Registers to be Used and Setting in I²C Mode. Table 15.12 lists the I²C Mode Functions. Figure 15.24 shows the Transfer to UiRB Register and Interrupt Timing.

As shown in Table 15.12, the MCU is placed in I²C mode by setting bits SMD2 to SMD0 to 010b and the IICM bit to 1. Because SDAi transmit output has a delay circuit attached, SDAi output does not change state until SCLi goes low and remains stably low.

Table 15.10 I²C Mode Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	During master
	The CKDIR bit in the UiMR register = 0 (internal clock) : fj/(2(n+1))
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of the UiBRG register 00h to FFh
	During slave
	The CKDIR bit = 1 (external clock): Input from SCLi pin
Transmit start condition	Before transmission can start, meet the following requirements (1)
	• The TE bit in the UiC1 register = 1 (transmission enabled)
	• The TI bit in the UiC1 register = 0 (data present in the UiTB register)
Receive start condition	Before reception can start, meet the following requirements (1)
	• The RE bit in the UiC1 register = 1 (reception enabled)
	• The TE bit in the UiC1 register = 1 (transmission enabled)
	• The TI bit in the UiC1 register = 0 (data present in the UiTB register)
Interrupt request	When start or stop condition is detected, acknowledge undetected, and acknowledge
generation timing	detected
Error detection	Overrun error (2)
	This error occurs if the serial I/O started receiving the next data before reading the
	UiRB register and received the 8th bit of the next data
Select function	Arbitration lost
	Timing at which the ABT bit in the UiRB register is updated can be selected
	SDAi digital delay
	No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable
	Clock phase setting
	With or without clock delay selectable

i = 0 to 2

- 1. When an external clock is selected, the conditions must be met while the external clock is in the high state.
- 2. If an overrun error occurs, the value of UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.






Figure 15.23 I²C Mode Block Diagram

Table 15.11 Registers to Be Used and Settings in I²C Mode

Register	Bit	Master	ction Slave				
UiTB (1)	0 to 7	Set transmit data	Jiave				
UiRB (1)	0 to 7	Receive data can be read					
OII ID (1)	8	ACK or NACK is set in this bit					
	ABT	Arbitration lost detection flag	Invalid				
	OER	Overrun error flag	Ilivalid				
UiBRG	0 to 7	Set a bit rate	Invalid				
UiMR (1)	SMD2 to SMD0	Set to 010b	Invalid				
Olivir (1)		Set to 0	Catta				
	CKDIR	Set to 0 Set to 1 Set to 0					
11:00	IOPOL		1				
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register	Invalid				
	CRS	Invalid because the CRD bit = 1					
	TXEPT	Transmit register empty flag					
	CRD (3)	Set to 1					
	NCH	Set to 1					
	CKPOL	Set to 0					
	UFORM	Set to 1					
UiC1	TE	Set this bit to 1 to enable transmission					
	TI	Transmit buffer empty flag					
	RE	Set this bit to 1 to enable reception					
	RI	Reception complete flag					
	U2IRS (2)	Invalid					
	U2RRM (2),	Set to 0					
	UiLCH, UIERE						
UiSMR	IICM	Set to 1					
	ABC	Select the timing at which arbitration-lost	Invalid				
		is detected					
	BBS	Bus busy flag					
	3 to 7	Set to 0					
UiSMR2	IICM2	See Table 15.12 I ² C Mode Functions					
0.0	CSC	Set this bit to 1 to enable clock synchronization Set to 0					
	SWC	Set this bit to 1 to enable clock synchronization Set to 0 Set this bit to 1 to have SCLi output fixed to "L" at the falling edge of the 9th bit of clock					
	ALS	Set this bit to 1 to have SDAi output Set to 0					
	ALO	stopped when arbitration-lost is detected					
	STAC	Set to 0	Set this bit to 1 to initialize UARTi at				
	3170	Set to 0	start condition detection				
	SWC2	Sot this hit to 1 to have SCI i output forcible					
	SDHI	Set this bit to 1 to have SCLi output forcibly pulled low Set this bit to 1 to disable SDAi output					
	7	Set to 0					
LICMDO		Set to 0					
UiSMR3	0, 2, 4, and NODC						
	CKPH	See Table 15.12 I ² C Mode Functions					
LI:ONADA	DL2 to DL0	Set the amount of SDAi digital delay	10.11.0				
UiSMR4	STAREQ	Set this bit to 1 to generate start condition					
	RSTAREQ	Set this bit to 1 to generate restart condition	Set to 0				
	STPREQ	Set this bit to 1 to generate stop condition	Set to 0				
	STSPSEL	Set this bit to 1 to output each condition	Set to 0				
	ACKD	Select ACK or NACK					
	ACKC	Set this bit to 1 to output ACK data					
	SCLHI	Set this bit to 1 to have SCLi output	Set to 0				
		stopped when stop condition is detected					
	SWC9	Set to 0	Set this bit to 1 to set the SCLi to "L" hold				
			at the falling edge of the 9th bit of clock				
IFSR0	IFSR06, ISFR07	Set to 1					
UCON	U0IRS, U1IRS	Invalid					
OCON							

i = 0 to 2

- 1. Not all register bits are described above. Set those bits to 0 when writing to the registers in I²C mode.
- 2. Set bits 4 and 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.
- 3. When using UART1 in I²C mode and enabling the CTS/RTS separate function of UART0, set the CRD bit in the U1C0 register to 0 (CTS/RTS function enabled) and the CRS bit to 0 (CTS input).



Table 15.12 I²C Mode Functions

	Clock	I ² C Mode (SMD2 to SMD0 = 010b, IICM = 1)				
Function	Synchronous Serial I/O Mode	(NACK/AC	2 = 0 K interrupt)		2 = 1 receive interrupt)	
	(SMD2 to SMD0 = 001b, IICM = 0)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	
Source of interrupt	-	Start condition de	tection or stop cor	ndition detection		
number 6, 7, and 10 (1) (5) (7)		(See Table 15.13				
Source of interrupt	UARTi transmission	No acknowledgm	ent detection	UARTi transmission	UARTi transmission	
number 15, 17, and	Transmission started	(NACK)		Rising edge of	Falling edge of	
19 (1) (6)	or completed	Rising edge of SO	CLi 9th bit	SCLi 9th bit	SCLi next to the	
	(selected by UiIRS)				9th bit	
Source of interrupt	UARTi reception	Acknowledgment	detection (ACK)	UARTi reception		
number 16, 18, and	When 8th bit received	Rising edge of S0	CLi 9th bit	Falling edge of So	CLi 9th bit	
20 (1) (6)	CKPOL = 0 (rising edge)					
	CKPOL = 1 (falling edge)					
Timing for transferring	CKPOL = 0 (rising edge)	Rising edge of SC	CLi 9th bit	Falling edge of	Falling and rising	
data from UART	CKPOL = 1 (falling edge)			SCLi 9th bit	edges of SCLi 9th	
reception shift register					bit	
to UiRB register						
UARTi transmission output delay	Not delayed	Delayed				
Functions of pins	TXDi output	SDAi input/output				
P6_3, P6_7, and P7_0						
Functions of pins	RXDi input	SCLi input/output				
P6_2, P6_6, and P7_1						
Functions of pins	CLKi input or	- (Cannot be used	d in I ² C mode)			
P6_1, P6_5, and P7_2	output selected					
Noise filter width	15 ns	200 ns				
Read RXDi and	Possible when the	Always possible n	o matter how the c	orresponding port	direction bit is set	
SCLi pins levels	corresponding port direction bit = 0					
Initial value of TXDi	CKPOL = 0 (H)	The value set in t	he port register be	fore setting I ² C mo	ode (2)	
and SDAi outputs	CKPOL = 1 (L)			Ü		
Initial and end	-	Н	L	Н	L	
value of SCLi						
DMA1 source (6)	UARTi reception	Acknowledgment detection (ACK) UARTi reception Falling edge of SCLi 9th bit				
Store received	1st to 8th bits of t	he received data a	re stored into bits	1st to 7th bits of the rece	eived data are stored into	
data	7 to 0 in the UiRB					
		register, 8th b			stored into bit 7 to bit	
		bit 8 in the UiRB register 0 in UiRB regis				
Read received	The UiRB registe	er status is read Bit 6 to bit 0 in the				
data		reg			register (4) are read as bit	
					7 to bit 1. Bit 8 in the UiRB	
i = 0 to 2					register is read as bit 0.	

i = 0 to 2NOTES:

See Figure 15.26 STSPSEL Bit Functions.
See Figure 15.24 Transfer to UiRB Register and Interrupt Timing.
When using UART0, be sure to set the IFSR06 bit in the IFSR0 register to 1 (interrupt source: UART0 bus collision detection).
When using UART1, be sure to set the IFSR07 bit in the IFSR0 register to 1 (interrupt source: UART1 bus collision detection).

^{1.} If the interrupt source is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). (Refer to 23.8 Interrupts.)

If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore, always be sure to set the IR bit to 0 (interrupt not requested) after changing those bits.

• Bits SMD2 to SMD0 in UiMR register

• IICM2 bit in UiSMR2 register

• CKPH bit in UiSMR3 register

• CKPH bit in UiSMR3 register

2. Set the initial value of SDAi output while bits SMD2 to SMD0 in the UiMR register = 000b (serial interface disabled).

3. Second data transfer to the UiRB register (rising edge of SCLi 9th bit)

4. First data transfer to the UiRB register (falling edge of SCLi 9th bit)

5. See Figure 15.26 STSPSEL Bit Functions




Figure 15.24 Transfer to UiRB Register and Interrupt Timing

15.1.3.1 Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition-detected interrupt request is generated when the SDAi pin changes state from high to low while the SCLi pin is in the high state. A stop condition-detected interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in the high state.

Figure 15.25 shows the Detection of Start and Stop Condition.

Because the start and stop condition-detected interrupts share the interrupt control register and vector, check the BBS bit in the UiSMR register to determine which interrupt source is requesting the interrupt.




Figure 15.25 Detection of Start and Stop Condition

15.1.3.2 Output of Start and Stop Condition

A start condition is generated by setting the STAREQ bit in the UiSMR4 register (i = 0 to 2) to 1 (start).

A restart condition is generated by setting the RSTAREQ bit in the UiSMR4 register to 1 (start).

A stop condition is generated by setting the STPREQ bit in the UiSMR4 register to 1 (start).

The output procedure is described below.

- (1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to 1 (start).
- (2) Set the STSPSEL bit in the UiSMR4 register to 1 (output).

Table 15.13 and Figure 15.26 show the STSPSEL Bit Functions.



Table 15.13 STSPSEL Bit Functions

Function	STSPSEL Bit = 0	STSPSEL Bit = 1
Output of pins SCLi and SDAi	Output of transfer clock and	Output of a start/stop condition
	data	depending on bits STAREQ,
	Output of start/stop condition is	RSTAREQ, and STPREQ
	accomplished by a program	
	using ports (not automatically	
	generated in hardware)	
Start/stop condition interrupt	Start/stop condition detection	Finish generating start/stop
request generation timing		condition




Figure 15.26 STSPSEL Bit Functions

15.1.3.3 Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the ABC bit in the UiSMR register to select the timing at which the ABT bit in the UiRB register is updated. If the ABC bit = 0 (updated per bit), the ABT bit is set to 1 at the same time unmatching is detected during check, and is set to 0 when not detected. In cases when the ABC bit is set to 1, if unmatching is detected even once during check, the ABT bit is set to 1 (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated per byte, set the ABT bit to 0 (undetected) after detecting acknowledge in the first byte, before transferring the next byte. Setting the ALS bit in the UiSMR2 register to 1 (SDA output stop enabled) causes arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to 1 (unmatching detected).

15.1.3.4 Transfer Clock

Data is transmitted/received using a transfer clock like the one shown in Figure 15.24 Transfer to UiRB Register and Interrupt Timing.

The CSC bit in the UiSMR2 register is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to 1 (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the value of the UiBRG register is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transfer clock is comprised of the logical product of the internal SCLi and SCLi pin signal. The transfer clock works from a half period before the falling edge of the internal SCLi 1st bit to the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock.

The SWC bit in the UiSMR2 register allows to select whether the SCLi pin should be fixed to or freed from low-level output at the falling edge of the 9th clock pulse.

If the SCLHI bit in the UiSMR4 register is set to 1 (enabled), SCLi output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the SWC2 bit in the UiSMR2 register = 1 (0 output) makes it possible to forcibly output a low-level signal from the SCLi pin even while sending or receiving data. Setting the SWC2 bit to 0 (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a low-level signal. If the SWC9 bit in the UiSMR4 register is set to 1 (SCL hold low enabled) when the CKPH bit in the UiSMR3 register = 1, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the 9th. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

15.1.3.5 SDA Output

The data written to bits 7 to 0 (D7 to D0) in the UiTB register is sequentially output beginning with D7. The 9th bit (D8) is ACK or NACK.

The initial value of SDAi transmit output can only be set when IICM = 1 (I^2 C mode) and bits SMD2 to SMD0 in the UiMR register = 000b (serial interface disabled).

Bits DL2 to DL0 in the UiSMR3 register allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.

Setting the SDHI bit in the UiSMR2 register = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit synchronously with the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to 1 (detected).

15.1.3.6 SDA Input

When the IICM2 bit = 0, 1st to 8th bits (D7 to D0) of receive data are stored in bits 7 to 0 in the UiRB register. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D7 to D1) of receive data are stored in bits 6 to 0 in the UiRB register and the 8th bit (D0) is stored in the bit 8 in the UiRB register. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read out by reading the UiRB register after the rising edge of the corresponding clock pulse of 9th bit.



15.1.3.7 ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to 0 (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is set to 1 (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit = 0, a NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. An ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACKi is selected for the DMA1 request source, a DMA transfer can be activated by detection of an acknowledge.

15.1.3.8 Initialization of Transmission/Reception

If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial interface operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial interface starts transmitting data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- . The receive shift register is initialized, and the serial interface starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to 1 (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the 9th clock pulse.

Note that when UARTi transmission/reception is started using this function, the TI bit does not change state. Note also that when using this function, the selected transfer clock should be an external clock.



15.1.4 Special Mode 2

Multiple slaves can be serially communicated from one master. Transfer clock polarity and phase are selectable. Table 15.14 lists the Special Mode 2 Specifications. Figure 15.27 shows the Serial Bus Communication Control Example (UART2). Table 15.15 lists the Registers to be Used an Settings in Special Mode 2.

Table 15.14 Special Mode 2 Specifications

Item	Specification	
Transfer data format	Transfer data length: 8 bits	
Transfer clock	Master mode	
	The CKDIR bit in the UiMR register = 0 (internal clock) : fj/(2(n+1))	
	fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of the UiBRG register 00h to FFh	
	Slave mode	
	The CKDIR bit = 1 (external clock selected) : Input from CLKi pin	
Transmit/receive control	Controlled by input/output ports	
Transmit start condition	Before transmission can start, meet the following requirements (1)	
	• The TE bit in the UiC1 register = 1 (transmission enabled)	
	• The TI bit in the UiC1 register = 0 (data present in the UiTB register)	
Receive start condition	Before reception can start, meet the following requirements (1)	
	• The RE bit in the UiC1 register = 1 (reception enabled)	
	• The TE bit in the UiC1 register = 1 (transmission enabled)	
	The TI bit in the UiC1 register = 0 (data present in the UiTB register)	
Interrupt request	For transmission, one of the following conditions can be selected	
generation timing	• The UiIRS bit (2) = 0 (transmit buffer empty): when transferring data from the UiTB	
	register to the UARTi transmit register (at start of transmission)	
	• The UiIRS bit =1 (transmission completed): when the serial interface finished	
	transmitting data from the UARTi transmit register	
	For reception	
	When transferring data from the UARTi receive register to the UiRB register (at	
	completion of reception)	
Error detection	Overrun error (3)	
	This error occurs if the serial interface started receiving the next data before reading	
	the UiRB register and received the 7th bit of the next data	
Select function	Clock phase setting	
	Selectable from four combinations of transfer clock polarities and phases	

i = 0 to 2

- 1. When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiCO register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- 2. Bits U0IRS and U1IRS are bits 0 and 1 in the UCON register; the U2IRS bit is bit 4 in the U2C1 register.
- 3. If an overrun error occurs, the value of UiRB register will be undefined. The IR bit in SiRIC register remains unchanged.






Figure 15.27 Serial Bus Communication Control Example (UART2)

Table 15.15 Registers to Be Used and Settings in Special Mode 2

Register	Bit	Function		
UiTB (1)	0 to 7	Set transmit data		
UiRB (1)	0 to 7	Receive data can be read		
	OER	Overrun error flag		
UiBRG	0 to 7	Set a bit rate		
UiMR (1)	SMD2 to SMD0	Set to 001b		
	CKDIR	Set this bit to 0 for master mode or 1 for slave mode		
	IOPOL	Set to 0		
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register		
	CRS	Invalid because the CRD bit = 1		
	TXEPT	Transmit register empty flag		
	CRD	Set to 1		
	NCH	Select TXDi pin output format		
	CKPOL	Clock phases can be set in combination with the CKPH bit in the UiSMR3 register		
	UFORM	Set to 0		
UiC1	TE	Set this bit to 1 to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to 1 to enable reception		
	RI	Reception complete flag		
	U2IRS (2)	Select the UART2 transmit interrupt source		
	U2RRM ⁽²⁾ ,	Set to 0		
	UiLCH, UiERE			
UiSMR	0 to 7	Set to 0		
UiSMR2	0 to 7	Set to 0		
UiSMR3	СКРН	Clock phases can be set in combination with the CKPOL bit in the UiC0 register		
	NODC	Set to 0		
	0, 2, 4 to 7	Set to 0		
UiSMR4	0 to 7	Set to 0		
UCON	U0IRS, U1IRS	Select the UART0 and UART1 transmit interrupt source		
	U0RRM, U1RRM	Set to 0		
	CLKMD0	Invalid because the CLKMD1 bit = 0		
	CLKMD1, RCSP, 7	Set to 0		

i = 0 to 2

- 1. Not all register bits are described above. Set those bits to 0 when writing to the registers in Special Mode 2.
- 2. Set bits 4 and 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.

15.1.4.1 Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the CKPH bit in the UiSMR3 register and the CKPOL bit in the UiC0 register.

Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated. Figure 15.28 shows the Transmission and Reception Timing in Master Mode (internal clock).

Figure 15.29 shows the Transmission and Reception Timing (CKPH = 0) in Slave Mode (external clock). Figure 15.30 shows the Transmission and Reception Timing (CKPH = 1) in Slave Mode (external clock).




Figure 15.28 Transmission and Reception Timing in Master Mode (Internal Clock)




Figure 15.29 Transmission and Reception Timing (CKPH = 0) in Slave Mode (External Clock)




Figure 15.30 Transmission and Reception Timing (CKPH = 1) in Slave Mode (External Clock)

15.1.5 Special Mode 3 (IE Mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.

Table 15.16 lists the Registers to be Used and Settings in IE mode. Figure 15.31 shows the Bus Collision Detect Function-Related Bits.

If the TXDi pin (i = 0 to 2) output level and RXDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.

Use bits IFSR06 and IFSR07 in the IFSR0 register to enable the UART0/UART1 bus collision detect function.

Table 15.16 Registers to Be Used and Settings in IE Mode

Register	Bit	Function	
UiTB	0 to 8	Set transmit data	
UiRB (1)	0 to 8	Receive data can be read	
	OER,FER,PER,SUM	Error flag	
UiBRG	0 to 7	Set a bit rate	
UiMR	SMD2 to SMD0	Set to 110b	
	CKDIR	Select the internal clock or external clock	
	STPS	Set to 0	
	PRY	Invalid because the PRYE bit = 0	
	PRYE	Set to 0	
	IOPOL	Select the TXD/RXD input/output polarity	
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register	
	CRS	Invalid because the CRD bit = 1	
	TXEPT	Transmit register empty flag	
	CRD	Set to 1	
	NCH	Select TXDi pin output mode	
	CKPOL	Set to 0	
	UFORM	Set to 0	
UiC1	TE	Set this bit to 1 to enable transmission	
	TI	Transmit buffer empty flag	
	RE	Set this bit to 1 to enable reception	
	RI	Reception complete flag	
	U2IRS (2)	Select the UART2 transmit interrupt source	
	U2RRM (2),	Set to 0	
	UiLCH, UiERE		
UiSMR	0 to 3, 7	Set to 0	
	ABSCS	Select the sampling timing at which to detect a bus collision	
	ACSE	Set this bit to 1 to use the auto clear function of transmit enable bit	
	SSS	Select the transmit start condition	
UiSMR2	0 to 7	Set to 0	
UiSMR3	0 to 7	Set to 0	
UiSMR4	0 to 7	Set to 0	
IFSR0	IFSR06, IFSR07	Set to 1	
UCON	U0IRS, U1IRS	Select the UART0/UART1 transmit interrupt source	
	U0RRM, U1RRM	Set to 0	
	CLKMD0	Invalid because the CLKMD1 bit = 0	
	CLKMD1, RCSP, 7	Set to 0	
i- 0 to 2			

i=0 to 2

- 1. Not all register bits are described above. Set those bits to 0 when writing to the registers in IE mode.
- 2. Set bits 4 and 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.






Figure 15.31 Bus Collision Detect Function-Related Bits

15.1.6 Special Mode 4 (SIM Mode) (UART2)

Based on UART mode, this is an SIM interface compatible mode. Direct and inverse formats can be implemented, and this mode allows to output a low from the TXD2 pin when a parity error is detected. Table 15.17 lists the SIM Mode Specifications. Table 15.18 lists the Registers to be Used and Settings in SIM Mode. Figure 15.32 shows the Transmit and Receive Riming in SIM Mode.

Table 15.17 SIM Mode Specifications

Item	Specification	
Transfer data format	Direct format	
	Inverse format	
Transfer clock	• The CKDIR bit in the U2MR register = 0 (internal clock) : fi/(16(n+1))	
	fi = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of the U2BRG register 00h to FFh	
	• The CKDIR bit = 1 (external clock) : fEXT/(16(n+1))	
	fEXT: Input from CLK2 pin. n: Setting value of the U2BRG register 00h to FFh	
Transmit start condition	Before transmission can start, meet the following requirements	
	The TE bit in the U2C1 register = 1 (transmission enabled)	
	The TI bit in the U2C1 register = 0 (data present in the U2TB register)	
Receive start condition	Before reception can start, meet the following requirements	
	• The RE bit in the U2C1 register = 1 (reception enabled)	
	Start bit detection	
Interrupt request	For transmission	
generation timing (2)	When the serial interface finished sending data from the U2TB transfer register	
	(U2IRS bit = 1)	
	For reception	
	When transferring data from the UART2 receive register to the U2RB register (at	
	completion of reception)	
Error detection	Overrun error (1)	
	This error occurs if the serial interface started receiving the next data before reading	
	the U2RB register and received the bit one before the last stop bit of the next data	
	• Framing error (3)	
	This error occurs when the number of stop bits set is not detected	
	Parity error (3)	
	During reception, if a parity error is detected, parity error signal is output from the	
	TXD2 pin.	
	During transmission, a parity error is detected by the level of input to the RXD2 pin	
	when a transmission interrupt occurs	
	• Error sum flag	
	This flag is set to 1 when any of the overrun, framing, and parity errors is encountered	

- 1. If an overrun error occurs, the value of the U2RB register will be undefined. The IR bit in the S2RIC register remains unchanged.
- 2. A transmit interrupt request is generated by setting the U2IRS bit in the U2C1 register to 1 (transmission completed) and U2ERE bit in the U2C1 register to 1 (error signal output) after reset. Therefore, when using SIM mode, set the IR bit to 0 (interrupt not requested) after setting these bits.
- 3. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the UARTi receive register to the UiRB register.



Table 15.18 Registers to Be Used and Settings in SIM Mode

Register	Bit	Function
U2TB (1)	0 to 7	Set transmit data
U2RB (1)	0 to 7	Receive data can be read
	OER,FER,PER,SUM	Error flag
U2BRG	0 to 7	Set a bit rate
U2MR	SMD2 to SMD0	Set to 101b
	CKDIR	Select the internal clock or external clock
	STPS	Set to 0
	PRY	Set this bit to 1 for direct format or 0 for inverse format
	PRYE	Set to 1
	IOPOL	Set to 0
U2C0	CLK1 to CLK0	Select the count source for the U2BRG register
	CRS	Invalid because the CRD bit = 1
	TXEPT	Transmit register empty flag
	CRD	Set to 1
	NCH	Set to 0
	CKPOL	Set to 0
	UFORM	Set this bit to 0 for direct format or 1 for inverse format
U2C1	TE	Set this bit to 1 to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to 1 to enable reception
	RI	Reception complete flag
	U2IRS	Set to 1
	U2RRM	Set to 0
	U2LCH	Set this bit to 0 for direct format or 1 for inverse format
	U2ERE	Set to 1
U2SMR (1)	0 to 3	Set to 0
U2SMR2	0 to 7	Set to 0
U2SMR3	0 to 7	Set to 0
U2SMR4	0 to 7	Set to 0

NOTE:

1. Not all register bits are described above. Set those bits to 0 when writing to the registers in SIM mode.




Figure 15.32 Transmit and Receive Timing in SIM Mode

Figure 15.33 shows the SIM Interface Connection. Connect TXD2 and RXD2 and apply pull-up.




Figure 15.33 SIM Interface Connection

15.1.6.1 Parity Error Signal Output

The parity error signal is enabled by setting the U2ERE bit in the U2C1 register to 1 (output enabled). The parity error signal is output when a parity error is detected while receiving data. This is achieved by pulling the TXD2 output low with the timing shown in Figure 15.32. If the U2RB register is read while outputting a parity error signal, the PER bit in the U2RB register is set to 0 (no parity error) and at the same time the TXD2 output is returned high.

When transmitting, a transmission-finished interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity signal has been returned can be determined by reading the port that shares the UXD2 pin in a transmission-finished interrupt routine.

Figure 15.34 shows the output timing of the parity error signal




Figure 15.34 Parity Error Signal Output Timing

15.1.6.2 Format

When direct format, set the PRYE bit in the U2MR register to 1, the PRY bit to 1, the UFORM bit in the U2C0 register to 0 and the U2LCH bit in the U2C1 register to 0. When data are transmitted, data set in the U2TB register are transmitted with the even-numbered parity, starting from D0. When data are received, received data are stored in the U2RB register, starting from D0. The even-numbered parity determines whether a parity error occurs.

When inverse format, set the PRYE bit to 1, the PRY bit to 0, the UFORM bit to 1 and the U2LCH bit to 1. When data are transmitted, values set in the U2TB register are logically inversed and are transmitted with the odd-numbered parity, starting from D7. When data are received, received data are logically inversed to be stored in the U2RB register, starting from D7. The odd-numbered parity determines whether a parity error occurs.

Figure 15.35 shows the SIM Interface Format.




Figure 15.35 SIM Interface Format

15.2 SI/Oi (i = 3 to 6) (1)

SI/Oi is exclusive clock-synchronous serial I/Os.

Figure 15.36 shows the SI/Oi Block Diagram, and Figures 15.37 and 15.38 show the SI/Oi-related registers. Table 15.19 lists the SI/Oi Specifications.

NOTE:

1.100-pin version supports SI/O3 and SI/O4.
 128-pin version supports SI/O3, SI/O4, SI/O5 and SI/O6.






Figure 15.36 SI/Oi Block Diagram



NOTES:

- 1. Make sure this register is written to by the next instruction after setting the PRC2 bit in the PRCR register to 1 (write enabled)
- 2. Set the SMi3 bit to 1 (SOUTi output, CLKi function) and the corresponding port direction bit to 0 (input mode).
- 3. Set the SMi3 bit to 1 (SOUTi output, CLKi function)
- 4. When the SM32, SM52 or SM62 bit = 1 (SOUT3, SOUT5, SOUT6 output disabled), the corresponding pin is placed in the high-impedance state regardless of which functions of those pins are being used. SI/O4 is effective only when the SM43 bit = 1 (SOUT4 output, CLK4 function)
- 5. When using SI/O4, set the SM43 bit to 1 (SOUT4 output, CLK4 function) and the corresponding port direction bit for SOUT4 pin to 0 (input mode).
- 6. Registers S5C and S6C are only in the 128-pin version. When using registers S5C and S6C, set these registers after setting the PU37 bit in the PUR3 register to 1 (Pins P11 to P14 are usable).
- 7. When changing bits SMi1 to SMi0, set the SiBRG register.
- 8. Selected by the PCLK1 bit in the PCLKR register


SI/Oi Bit Rate Register (i = 3 to 6) (1) (2) (4)



NOTES:

- 1. Write to this register while serial interface is neither transmitting nor receiving.
- 2. Use the MOV instruction to write to this register.
- 3. Registers S5BRG and S6BRG are only in the 128-pin version.
- 4. Write to this register after setting bits SMi1 to SMi0 in the SiC register.


SI/Oi Transmit/Receive Register (i = 3 to 6) (1) (2)



- 1. Write to this register while serial I/O is neither transmitting nor receiving.
- 2. To receive data, set the corresponding port direction bit for SINi to 0 (input mode).
- 3. Registers S5TRR and S6TRR are only in the 128-pin version.

Figure 15.37 Registers SiC, SiBRG, and SiTRR





1. Bits S3TRF to S6TRF can only be reset by writing to 0. (Bits S5TRF and S6TRF are only in the 128-pin version.)

Figure 15.38 S3456TRR Register

^{2.} When setting bits S3TRF to S6TRF to 0, use the MOV instruction to write to these bits after setting the bit that wants to set 0 to 0 and setting other bits to 1.

Table 15.19 SI/Oi Specifications

Item	Specification		
Transfer data format	Transfer data length: 8 bits		
Transfer clock	• SMi6 bit in SiC register = 1 (internal clock) : fj/(2(n+1))		
	fj = f1SIO, f8SIO, f32SIO. n = Setting value of SiBRG register 00h to Fl • SMi6 bit = 0 (external clock) : Input from CLKi pin (1)		
Transmit/receive	Before transmission/reception can start, meet the following requirements		
start condition	Write transmit data to the SiTRR register (2) (3)		
Interrupt request	• When SMi4 bit in SiC register = 0		
generation timing	The rising edge of the last transfer clock pulse (4)		
	• When SMi4 bit = 1		
	The falling edge of the last transfer clock pulse (4)		
CLKi pin function	I/O port, transfer clock input, transfer clock output		
SOUTi pin function	I/O port, transmit data output, high-impedance		
SINi pin function	I/O port, receive data input		
Select function	LSB first or MSB first selection		
	Whether to start transmitting or receiving data begins with bit 0 or begins		
	with bit 7 can be selected		
	Function for setting an SOUTi initial value set function		
	When the SMi6 bit in the SiC register = 0 (external clock), the SOUTi pin		
	output level while not transmitting can be selected.		
	CLK polarity selection		
	Whether transmit data is output/input timing at the rising edge or falling		
	edge of transfer clock can be selected.		

i = 3 to 6 (5 and 6 are only in the 128-pin version.)

- 1. To set the SMi6 bit in the SiC register to 0 (external clock), follow the procedure described below.
 - If the SMi4 bit in the SiC register = 0, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SMi7 bit in the SiC register.
 - If the SMi4 bit = 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.
 - Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop
 the transfer clock after supplying eight pulses. If the SMi6 bit = 1 (internal clock), the transfer clock
 automatically stops.
- 2. Unlike UART0 to UART2, SI/Oi is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
- 3. When the SMi6 bit = 1 (internal clock), SOUTi retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to a high-impedance state. However, if transmit data is written to the SiTRR register during this period, SOUTi immediately goes to a high-impedance state, with the data hold time thereby reduced.
- 4. When the SMi6 bit = 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit = 0, or stops in the low state if the SMi4 bit = 1.



15.2.1 SI/Oi Operation Timing

Figure 15.39 shows the SI/Oi Operation Timing.




Figure 15.39 SI/Oi Operation Timing

15.2.2 CLK Polarity Selection

The SMi4 bit in the SiC register allows selection of the polarity of the transfer clock. Figure 15.40 shows the Polarity of Transfer Clock.




Figure 15.40 Polarity of Transfer Clock

15.2.3 Functions for Setting SOUTi Initial Value

If the SMi6 bit in the SiC register = 0 (external clock), the SOUTi pin output can be fixed high or low when not transferring ⁽¹⁾. However, the last bit value of the former data is retained between data and data when transmitting the continuous data.

Figure 15.41 shows the timing chart for setting an SOUTi initial value and how to set it.

NOTE:

1. When CAN0 function is selected, P7_4, P7_5 and P8_0 can be used as input/output pins for SI/O4. When CAN0 function is not selected, P9_5, P9_6 and P9_7 can be used as input/output pis for SI/O4.




Figure 15.41 SOUTi's Initial Value Setting

16. A/D Converter

The MCU contains one A/D converter circuit based on 10-bit successive approximation method configured with a capacitive-coupling amplifier. The analog inputs share the pins with P10_0 to P10_7, P9_5, P9_6, P0_0 to P0_7, and P2_0 to P2_7. Similarly, ADTRG input shares the pin with P9_7. Therefore, when using these inputs, make sure the corresponding port direction bits are set to 0 (input mode).

When not using the A/D converter, set the VCUT bit to 0 (VREF unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

The A/D conversion result is stored in the bits in the ADi register for pins ANi, ANO_i, and AN2_i (i = 0 to 7). Table 16.1 shows the A/D Converter Performance. Figure 16.1 shows the A/D Converter Block Diagram, and Figures 16.2 and 16.3 show the A/D converter-related registers.

Table 16.1 A/D Converter Performance

Item	Performance		
Method of A/D conversion	Successive approximation (capacitive coupling amplifier)		
Analog input voltage (1)	0 V to AVCC (VCC)		
Operating clock ϕ AD (2)	fAD, divide-by-2 of fAD, divide-by-3 of fAD, divide-by-4 of fAD,		
	divide-by-6 of fAD, divide-by-12 of fAD		
Resolution	8 bits or 10 bits (selectable)		
Integral nonlinearity error	When AVCC = VREF = 5 V		
	With 8-bit resolution: ±2 LSB		
	With 10-bit resolution		
	AN0 to AN7 input, AN0_0 to AN0_7 input and AN2_0 to AN2_7 input: ±3 LSB		
	ANEX0 and ANEX1 input (including mode in which external operation		
	amp is selected): ±7 LSB		
	When AVCC = VREF = 3.3 V		
	With 8-bit resolution: ±2 LSB		
	With 10-bit resolution		
	AN0 to AN7 input, AN0_0 to AN0_7 input and AN2_0 to AN2_7 input: ±5 LSB		
	ANEX0 and ANEX1 input (including mode in which external operation		
	amp is selected): ±7 LSB		
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,		
	and repeat sweep mode 1		
Analog input pins	8 pins (AN0 to AN7) + 2 pins (ANEX0 and ANEX1) + 8 pins (AN0_0 to AN0_7)		
	+ 8 pins (AN2_0 to AN2_7)		
A/D conversion	Software trigger		
start condition	The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts)		
	External trigger (retriggerable)		
	Input on the ADTRG pin changes state from high to low after the ADST bit		
	is set to 1 (A/D conversion starts)		
Conversion speed per pin	Without sample and hold		
	8-bit resolution: 49 φAD cycles, 10-bit resolution: 59 φAD cycles		
	With sample and hold		
NOTEO.	8-bit resolution: 28 φAD cycles, 10-bit resolution: 33 φAD cycles		

NOTES:

- 1. Does not depend on use of sample and hold.
- 2. \$\phiAD\$ frequency must be 10 MHz or less.

When sample and hold is disabled, ϕAD frequency must be 250 kHz or more.

When sample and hold is enabled, ϕAD frequency must be 1 MHz or more.








Figure 16.1 A/D Converter Block Diagram




1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be undefined.

A/D Control Register 1 (1)



- 1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be undefined.
- 2. If the VCUT bit is reset from 0 (VREF unconnected) to 1 (VREF connected), wait for 1 μs or more before starting A/D conversion.

Figure 16.2 Registers ADCON0 and ADCON1



- 1. If the ADCON2 register is rewritten during A/D conversion, the conversion result will be undefined.
- 2. The φAD frequency must be 10 MHz or less. The selected φAD frequency is determined by a combination of the CKS0 bit in the ADCON0 register, the CKS1 bit in the ADCON1 register, and the CKS2 bit in the ADCON2 register.

CKS2	CKS1	CKS0	φAD	
0	0	0	Divide-by-4 of fAD	
0	0	1	Divide-by-2 of fAD	
0	1	0	· fAD	
0	1	1		
1	0	0	Divide-by-12 of fAD	
1	0	1	Divide-by-6 of fAD	
1	1	0	Divide-by-3 of fAD	
1	1	1		




Figure 16.3 Registers ADCON2, and AD0 to AD7

16.1 Mode Description


16.1.1 One-shot Mode

In one-shot mode, analog voltage applied to a selected pin is converted to a digital code once. Table 16.2 lists the One-shot Mode Specifications. Figure 16.4 shows Registers ADCON0 and ADCON1 in One-shot Mode.

Table 16.2 One-shot Mode Specifications


Item	Specification		
Function	Bits CH2 to CH0 in the ADCON0 register, bits ADGSEL1 to ADGSEL0 in		
	the ADCON2 register, and bits OPA1 to OPA0 in the ADCON1 register select		
	a pin Analog voltage applied to the pin is converted to a digital code once.		
A/D conversion	When the TRG bit in the ADCON0 register is 0 (software trigger)		
start condition	The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts)		
	• When the TRG bit is 1 (ADTRG trigger)		
	Input on the ADTRG pin changes state from high to low after the ADST		
	bit is set to 1 (A/D conversion starts)		
A/D conversion	Completion of A/D conversion (If a software trigger is selected, the ADST)		
stop condition	bit is set to 0 (A/D conversion halted).)		
	• Set the ADST bit to 0		
Interrupt request	Completion of A/D conversion		
generation timing			
Analog input pin	Select one pin from AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7,		
	ANEX0 to ANEX1		
Reading of result of	Read one of registers AD0 to AD7 that corresponds to the selected pin		
A/D converter			





- NOTES:
 - 1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be undefined.
 - 2. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in same way as AN0 to AN7. Use bits ADGSEL1 to ADGSEL0 in the ADCON2 register to select the desired pin.
 - 3. After rewriting bits MD1 to MD0, set bits CH2 to CH0 over again using another instruction.

A/D Control Register 1 (1)



- 1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be undefined.
- 2. If the VCUT bit is reset from 0 (VREF unconnected) to 1 (VREF connected), wait for 1 μ s or more before starting A/D conversion.

Figure 16.4 Registers ADCON0 and ADCON1 in One-shot Mode


16.1.2 Repeat Mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 16.3 lists the Repeat Mode Specifications. Figure 16.5 shows Registers ADCON0 and ADCON1 in Repeat Mode.

Table 16.3 Repeat Mode Specifications

Item	Specification		
Function	Bits CH2 to CH0 in the ADCON0 register, bits ADGSEL1 to ADGSEL0 in		
	the ADCON2 register, and bits OPA1 to OPA0 in the ADCON1 register select		
	a pin. Analog voltage applied to this pin is repeatedly converted to a digital		
	code.		
A/D conversion	When the TRG bit in the ADCON0 register is 0 (software trigger)		
start condition	The ADST bit in the ADCON0 register is set to 1 (A/D conversion sta		
	When the TRG bit is 1 (ADTRG trigger)		
	Input on the ADTRG pin changes state from high to low after the ADST		
	bit is set to 1 (A/D conversion starts)		
A/D conversion	Set the ADST bit to 0 (A/D conversion halted)		
stop condition			
Interrupt request	None generated		
generation timing			
Analog input pin	Select one pin from AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7,		
	ANEX0 to ANEX1		
Reading of result of	Read one of registers AD0 to AD7 that corresponds to the selected pin		
A/D converter			






NOTES:

- 1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be undefined.
- 2. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in same way as AN0 to AN7. Use bits ADGSEL1 to ADGSEL0 in the ADCON2 register to select the desired pin.
- 3. After rewriting bits MD1 to MD0, set bits CH2 to CH0 over again using another instruction.

A/D Control Register 1 (1)



- 1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be undefined.
- 2. If the VCUT bit is reset from 0 (VREF unconnected) to 1 (VREF connected), wait for 1 μ s or more before starting A/D conversion.

Figure 16.5 Registers ADCON0 and ADCON1 in Repeat Mode

16.1.3 Single Sweep Mode

In single sweep mode, analog voltage that is applied to selected pins is converted one-by-one to a digital code. Table 16.4 lists the Single Sweep Mode Specifications. Figure 16.6 shows Registers ADCON0 and ADCON1 in Single Sweep Mode.


Table 16.4 Single Sweep Mode Specifications

Item	Specification		
Function	Bits SCAN1 to SCAN0 in the ADCON1 register and bits ADGSEL1 to ADGSEL0		
	in the ADCON2 register select pins. Analog voltage applied to this pins		
	converted one-by-one to a digital code.		
A/D conversion	When the TRG bit in the ADCON0 register is 0 (software trigger)		
start condition	The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts)		
	When the TRG bit is 1 (ADTRG trigger)		
	Input on the ADTRG pin changes state from high to low after the ADST		
	bit is set to 1 (A/D conversion starts)		
A/D conversion	Completion of A/D conversion (If a software trigger is selected, the ADST)		
stop condition	bit is set to 0 (A/D conversion halted).)		
	Set the ADST bit to 0		
Interrupt request	Completion of A/D conversion		
generation timing			
Analog input pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins),		
	AN0 to AN7 (8 pins) (1)		
Reading of result of	Read one of registers AD0 to AD7 that corresponds to the selected pin		
A/D converter			

NOTE:


1. ANO_0 to ANO_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7.





1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be undefined.

A/D Control Register 1 (1)



- 1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be undefined.
- 2. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in same way as AN0 to AN7. Use bits ADGSEL1 to ADGSEL0 in the ADCON2 register to select the desired pin.
- 3. If the VCUT bit is reset from $\overset{\circ}{0}$ (VREF unconnected) to $\overset{\circ}{1}$ (VREF connected), wait for 1 μs or more before starting A/D conversion.

Figure 16.6 Registers ADCON0 and ADCON1 in Single Sweep Mode

16.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltage applied to selected pins is repeatedly converted to a digital code. Table 16.5 lists the Repeat Sweep Mode 0 Specifications. Figure 16.7 shows Registers ADCON0 and ADCON1 in Repeat Sweep Mode 0.


Table 16.5 Repeat Sweep Mode 0 Specifications

Item	Specification		
Function	Bits SCAN1 to SCAN0 in the ADCON1 register and bits ADGSEL1 to ADGSEI		
	in the ADCON2 register select pins. Analog voltage applied to the pins is		
	repeatedly converted to a digital code.		
A/D conversion	When the TRG bit in the ADCON0 register is 0 (software trigger)		
start condition	The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts)		
	When the TRG bit is 1 (ADTRG trigger)		
	Input on the ADTRG pin changes state from high to low after the ADST		
	bit is set to 1 (A/D conversion starts)		
A/D conversion	Set the ADST bit to 0 (A/D conversion halted)		
stop condition			
Interrupt request	None generated		
generation timing			
Analog input pin	Select from AN0 to AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins)		
	AN0 to AN7 (8 pins) (1)		
Reading of result of	Read one of registers AD0 to AD7 that corresponds to the selected pin		
A/D converter			

NOTE:


1. ANO_0 to ANO_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7.





^{1.} If the ADCON0 register is rewritten during A/D conversion, the conversion result will be undefined.

A/D Control Register 1 (1)



- 1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be undefined.
- 2. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in same way as AN0 to AN7. Use bits ADGSEL1 to ADGSEL0 in the ADCON2 register to select the desired pin.
- 3. If the VCUT bit is reset from 0 (VREF unconnected) to 1 (VREF connected), wait for 1 μ s or more before starting A/D conversion.

Figure 16.7 Registers ADCON0 and ADCON1 in Repeat Sweep Mode 0

16.1.5 Repeat Sweep Mode 1


In repeat sweep mode 1, analog voltage selectively applied to all pins is repeatedly converted to a digital code. Table 16.6 lists the Repeat Sweep Mode 1 Specifications. Figure 16.8 shows Registers ADCON0 and ADCON1 in Repeat Sweep Mode 1.

Table 16.6 Repeat Sweep Mode 1 Specifications

Item	Specification		
Function	The input voltages on all pins selected by bits ADGSEL1 to ADGSEL0 in		
	the ADCON2 register are A/D converted repeatedly, with priority given to		
	pins selected by bits SCAN1 to SCAN0 in the ADCON1 register and bits		
	ADGSEL1 to ADGSEL0.		
	Example: If ANO selected, input voltages are A/D converted in order of		
	ANO \rightarrow AN1 \rightarrow ANO \rightarrow AN2 \rightarrow ANO \rightarrow AN3, and so on.		
A/D conversion	When the TRG bit in the ADCON0 register is 0 (software trigger)		
start condition	The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts)		
	When the TRG bit is 1 (ADTRG trigger)		
	Input on the ADTRG pin changes state from high to low after the AI		
	bit is set to 1 (A/D conversion starts)		
A/D conversion	Set the ADST bit to 0 (A/D conversion halted)		
stop condition			
Interrupt request	None generated		
generation timing			
Analog input pins to be given	Select from AN0 (1 pin), AN0 to AN1 (2 pins), AN0 to AN2 (3 pins),		
priority when A/D converted	AN0 to AN3 (4 pins) (1)		
Reading of result of	Read one of registers AD0 to AD7 that corresponds to the selected pin		
A/D converter			


NOTE:

1. ANO_0 to ANO_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7.



^{1.} If the ADCON0 register is rewritten during A/D conversion, the conversion result will be undefined.

A/D Control Register 1 (1)



- 1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be undefined.
- 2. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in same way as AN0 to AN7. Use bits ADGSEL1 to ADGSEL0 in the ADCON2 register to select the desired pin.
- 3. If the VCUT bit is reset from 0 (VREF unconnected) to 1 (VREF connected), wait for 1 μ s or more before starting A/D conversion.

Figure 16.8 Registers ADCON0 and ADCON1 in Repeat Sweep Mode 1

16.2 Function

16.2.1 Resolution Select Function

The desired resolution can be selected using the BITS bit in the ADCON1 register. If the BITS bit is set to 1 (10-bit conversion accuracy), the A/D conversion result is stored in the bits 0 to 9 in the ADi register (i = 0 to 7). If the BITS bit is set to 0 (8-bit conversion accuracy), the A/D conversion result is stored in the bits 0 to 7 in the ADi register.

16.2.2 Sample and Hold

If the SMP bit in the ADCON2 register is set to 1 (with sample and hold), the conversion speed per pin is increased to 28 ϕ AD cycles for 8-bit resolution or 33 ϕ AD cycles for 10-bit resolution. Sample and hold is effective in all operating modes. Select whether or not to use the sample and hold function before starting A/D conversion.

16.2.3 Extended Analog Input Pins

In one-shot and repeat modes, pins ANEX0 and ANEX1 can be used as analog input pins. Use bits OPA1 to OPA0 in the ADCON1 register to select whether or not use ANEX0 and ANEX1.

The A/D conversion results of ANEX0 and ANEX1 inputs are stored in registers AD0 and AD1, respectively.

16.2.4 External Operation Amplifier (Op-Amp) Connection Mode

Multiple analog inputs can be amplified using a single external op-amp via pins ANEX0 and ANEX1. Set bits OPA1 to OPA0 in the ADCON1 register to 11b (external op-amp connection mode). The inputs from ANi (i = 0 to 7) ⁽¹⁾ are output from the ANEX0 pin. Amplify this output with an external op-amp before sending it back to the ANEX1 pin. The A/D conversion result is stored in the corresponding ADi register. The A/D conversion speed depends on the response characteristics of the external op-amp. Figure 16.9 shows an External Op-Amp Connection.

NOTE:

1. ANO_i and AN2_i can be used the same as ANi.




Figure 16.9 External Op-Amp Connection



16.2.5 Current Consumption Reducing Function

When not using the A/D converter, its resistor ladder and reference voltage input pin (VREF) can be separated using the VCUT bit in the ADCON1 register. When separated, no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

To use the A/D converter, set the VCUT bit to 1 (VREF connected) and then set the ADST bit in the ADCON0 register to 1 (A/D conversion start). The VCUT and ADST bits cannot be set to 1 at the same time. Nor can the VCUT bit be set to 0 (VREF unconnected) during A/D conversion.

Note that this does not affect VREF for the D/A converter (irrelevant).

16.2.6 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 16.10 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, internal resistance of MCU be R, precision (error) of the A/D converter be X, and the resolution of A/D converter be Y (Y is 1024 in 10-bit mode, and 256 in 8-bit mode).

VC is generally VC = VIN
$$\{1 - e^{-\frac{1}{C(R0 + R)}} t \}$$

And when $t = T$, $VC=VIN - \frac{X}{Y} VIN = VIN(1 - \frac{X}{Y})$

$$e^{-\frac{1}{C(R0 + R)}} T = \frac{X}{Y}$$

$$-\frac{1}{C(R0 + R)} T = ln \frac{X}{Y}$$
Hence, $R0 = -\frac{T}{C \cdot ln \frac{X}{Y}}$

Figure 16.10 shows the Analog Input Pin and External Sensor Equivalent Circuit.

When the difference between VIN and VC becomes 0.1 LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN-(0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1 LSB at time of A/D conversion in 10-bit mode. Actual error however is the value of absolute precision added to 0.1 LSB.

When $f(\phi AD) = 10$ MHz, T = 0.3 µs in the A/D conversion mode with sample & hold. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.

$$T=0.3~\mu s,~R=7.8~k\Omega,~C=1.5~pF,~X=0.1,~and~Y=1024.$$
 Hence,

R0 =
$$-\frac{0.3 \times 10^{-6}}{1.5 \times 10^{-12} \cdot \ln \frac{0.1}{1024}} -7.8 \times 10^{3} = 13.9 \times 10^{3}$$

Thus, the allowable output impedance of the sensor equivalent circuit, making the precision (error) 0.1 LSB or less, is approximately 13.9 k Ω . maximum.






Figure 16.10 Analog Input Pin and External Sensor Equivalent Circuit

17. D/A Converter

This is an 8-bit, R-2R type D/A converter. These are two independent D/A converters.

D/A conversion is performed by writing to the DAi register (i = 0, 1). To output the result of conversion, set the DAiE bit in the DACON register to 1 (output enabled). Before D/A conversion can be used, the corresponding port direction bit is set to 0 (input mode). Setting the DAiE bit to 1 removes a pull-up from the corresponding port.

Output analog voltage (V) is determined by a set value (n : decimal) in the DAi register.

$$V = VREF \times n/256 (n = 0 to 255)$$

VREF: reference voltage

Table 17.1 lists the D/A converter Performance. Figure 17.1 shows the D/A Converter Block Diagram.

Figure 17.2 shows the D/A converter-related registers. Figure 17.3 shows the D/A Converter Equivalent Circuit.

Table 17.1 D/A Converter Performance

Item	Performance		
D/A conversion method	R-2R method		
Resolution	8 bits		
Analog output pin	2 channels (DA0 and DA1)		





Figure 17.1 D/A Converter Block Diagram

00h to FFh

RW



NOTE:

1. When not using the D/A converter, set the DAiE bit (i = 0, 1) to 0 (output disabled) to reduce the unnecessary current consumption in the chip and set the DAi register to 00h to prevent current from flowing into the R-2R resistor.

Output value of D/A conversion

Figure 17.2 Registers DACON, DA0, and DA1




Figure 17.3 D/A Converter Equivalent Circuit

18.3 shows the calculation example using the CRC operation.

18. CRC Calculation

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The MCU uses a generator polynomial of CRC-CCITT ($X^{16} + X^{12} + X^5 + 1$) to generate CRC code.

The CRC code consists of 16 bits which are generated for each data block in given length, separated in 8-bit unit. After the initial value is set in the CRCD register, the CRC code is set in that register each time one byte of data is written to the CRCIN register. CRC code generation for one-byte data is finished in two cycles. Figure 18.1 shows the CRC Circuit Block Diagram. Figure 18.2 shows the CRC-related registers. Figure

Data bus high-order

Data bus low-order

Low-order 8 bits

CRCD register

CRC code generation circuit

x¹⁶+x¹²+x⁵+1

CRCIN register

Figure 18.1 CRC Circuit Block Diagram




Figure 18.2 Registers CRCD and CRCIN


Setup procedure and CRC operation when generating CRC code "80C4h"

• CRC operation performed by the M16C

CRC code: Remainder of a division in which the value written to the CRCIN register with its bit positions reversed is divided by the generator polynomial


Generator polynomial: $X^6 + X^{12} + X^5 + 1(1\ 0001\ 0000\ 0010\ 0001b)$

- Setting procedure
- (1) Reverse the bit positions of the value "80C4h" by program in 1-byte unit. "80h" \to "01h", "C4h" \to "23h"



• Details of CRC operation

As shown in (3) above, bit position of "01h" (00000001b) written to the CRCIN register is inversed and becomes "10000000b". Add "1000 0000 0000 0000 0000 0000 0000b", as "10000000b" plus 16 digits, to "0000 0000 0000 0000 0000 0000 0000b", as "0000 0000 0000 0000 0000b" plus 8 digits as the default value of the CRCD register to perform the modulo-2 division.



"0001 0001 1000 1001b (1189h)", the remainder "1001 0001 1000 1000b (9188h)" with inversed bit position, can be read from the CRCD register.

When going on to (4) above, "23h (00100011b)" written in the CRCIN register is inversed and becomes "11000100b". Add "1100 0100 0000 0000 0000 0000b", as "11000100b" plus 16 digits, to "1001 0001 1000 1000 0000 0000b", as "1001 0001 1000 1000b" plus 8 digits as a remainder of (3) left in the CRCD register to perform the modulo-2 division. "0000 1010 0100 0001b (0A41h)", the remainder with inversed bit position, can be read from CRCD register.

Figure 18.3 CRC Calculation

19. CAN Module

The CAN (Controller Area Network) module for the M16C/6N Group (M16C/6NK, M16C/6NM) of MCUs is a communication controller implementing the CAN 2.0B protocol. The M16C/6N Group (M16C/6NK, M16C/6NM) contains two CAN modules which can transmit and receive messages in both standard (11-bit) ID and extended (29-bit) ID formats.

Figure 19.1 shows the CAN Module Block Diagram.

External CAN bus driver and receiver are required.




Figure 19.1 CAN Module Block Diagram

CTX/CRX: CAN I/O pins.

Protocol controller: This controller handles the bus arbitration and the CAN protocol services, i.e. bit

timing, stuffing, error status etc.

Message box: This memory block consists of 16 slots that can be configured either as transmitter

or receiver. Each slot contains an individual ID, data length code, a data field

(8 bytes), and a time stamp.

Acceptance filter: This block performs filtering operation for received messages. For the filtering

operation, the CiGMR register (i = 0, 1), the CiLMAR register, or the CiLMBR

register is used.

16 bit timer: Used for the time stamp function. When the received message is stored in the

message memory, the timer value is stored as a time stamp.

Wake-up function: CAN0/1 wake-up interrupt request is generated by a message from the CAN bus.

Interrupt generation function: The interrupt requests are generated by the CAN module. CANi successful reception

interrupt, CANi successful transmission interrupt, CAN0/1 error interrupt, and

CAN0/1 wake-up interrupt.



19.1 CAN Module-Related Registers

The CANi (i = 0, 1) module has the following registers.

19.1.1 CANi Message Box (i = 0, 1)

A CAN module is equipped with 16 slots (16 bytes or 8 words each). Slots 14 and 15 can be used as Basic CAN.

- Priority of the slots: The smaller the number of the slot, the higher the priority, in both transmission and reception.
- A program can define whether a slot is defined as transmitter or receiver.

19.1.2 Acceptance Mask Registers

A CAN module is equipped with 3 masks for the acceptance filter.

- CANi global mask register (i = 0, 1) (CiGMR register: 6 bytes)
 Configuration of the masking condition for acceptance filtering processing to slots 0 to 13
- CANi local mask A register (CiLMAR register: 6 bytes)
 Configuration of the masking condition for acceptance filtering processing to slot 14
- CANi local mask B register (CiLMBR register: 6 bytes)
 Configuration of the masking condition for acceptance filtering processing to slot 15

19.1.3 CAN SFR Registers

- CANi message control register j (i = 0, 1, j = 0 to 15) (CiMCTLj register: 8 bits × 16)
 Control of transmission and reception of a corresponding slot
- CANi control register (CiCTLR register: 16 bits)
 Control of the CAN protocol
- CANi status register (CiSTR register: 16 bits)
 Indication of the protocol status
- CANi slot status register (CiSSTR register: 16 bits)
 Indication of the status of contents of each slot
- CANi interrupt control register (CilCR register: 16 bits)
 Selection of "interrupt enabled or disabled" for each slot
- CANi extended ID register (CiIDR register: 16 bits)
 Selection of ID format (standard or extended) for each slot
- CANi configuration register (CiCONR register: 16 bits)
 Configuration of the bus timing
- CANi receive error count register (CiRECR register: 8 bits)
 Indication of the error status of the CAN module in reception: the counter value is incremented or decremented according to the error occurrence.
- CANi transmit error count register (CiTECR register: 8 bits)
 Indication of the error status of the CAN module in transmission: the counter value is incremented or decremented according to the error occurrence.
- CANi time stamp register (CiTSR register: 16 bits)
 Indication of the value of the time stamp counter
- CANi acceptance filter support register (CiAFS register: 16 bits)
 Decoding the received ID for use by the acceptance filter support unit

Explanation of each register is given below.



19.2 CANi Message Box (i = 0, 1)

Table 19.1 shows the CANi Message Box Memory Mapping.

It is possible to access to the message box in byte or word.

Mapping of the message contents differs from byte access to word access. Byte access or word access can be selected by the MsgOrder bit in the CiCTLR register.

Table 19.1 CANi Message Box Memory Mapping

Address		Message Content (Memory Mapping)	
CAN0	CAN1	Byte Access (8 bits)	Word Access (16 bits)
0060h + n × 16 + 0	0260h + n × 16 + 0	SID10 to SID6	SID5 to SID0
0060h + n × 16 + 1	0260h + n × 16 + 1	SID5 to SID0	SID10 to SID6
0060h + n × 16 + 2	0260h + n × 16 + 2	EID17 to EID14	EID13 to EID6
0060h + n × 16 + 3	0260h + n × 16 + 3	EID13 to EID6	EID17 to EID14
0060h + n × 16 + 4	0260h + n × 16 + 4	EID5 to EID0	Data length code (DLC)
0060h + n × 16 + 5	0260h + n × 16 + 5	Data length code (DLC)	EID5 to EID0
0060h + n × 16 + 6	0260h + n × 16 + 6	Data byte 0	Data byte 1
0060h + n × 16 + 7	0260h + n × 16 + 7	Data byte 1	Data byte 0
$0060h + n \times 16 + 13$	0260h + n • 16 + 13	Data byte 7	Data byte 6
$0060h + n \times 16 + 14$	0260h + n × 16 + 14	Time stamp high-order byte	Time stamp low-order byte
0060h + n × 16 + 15	0260h + n × 16 + 15	Time stamp low-order byte	Time stamp high-order byte

i = 0, 1

n = 0 to 15: the number of the slot



Figures 19.2 and 19.3 show the Bit Mapping in Byte Access and Word Access. The content of each slot remains unchanged unless transmission or reception of a new message is performed.




Figure 19.2 Bit Mapping in Byte Access




Figure 19.3 Bit Mapping in Word Access

19.3 Acceptance Mask Registers

Figures 19.4 and 19.5 show the Mask registers Bit Mapping (registers CiGMR (i = 0, 1), CiLMAR, and CiLMBR) in Byte Access and Word Access.




Figure 19.4 Mask Registers Bit Mapping in Byte Access





Figure 19.5 Mask Registers Bit Mapping in Word Access


19.4 CAN SFR Registers

Figures 19.6 to 19.11 show the CAN SFR registers.




- 1. As for write, only writing 0 is possible. The value of each bit is written when the CAN module enters the respective state.
- 2. In Basic CAN mode, slots 14 and 15 serve as data format identification flag.
- The RemActive bit is set to 0 if the data frame is received and it is set to 1 if the remote frame is received.
- 3. One slot cannot be defined as reception slot and transmission slot at the same time.
- 4. This register cannot be set in CAN reset/initialization mode of the CAN module.

Figure 19.6 Registers C0MCTLj and C1MCTLj



- 1. When the Reset bit is set to 1 (CAN reset/initialization mode), check that the State_Reset bit in the CiSTR register is set to 1 (reset mode).
- 2. Change this bit only in CAN reset/initialization mode.
- 3. When using CAN0/1 wake-up interrupt, set these bits to 1.
- 4. When the PortEn bit is set to 1 (CTX/CRX function), set the corresponding port direction bit for the CRXi pin to 0 (input mode).



- 1. When the TSReset bit = 1, the CiTSR register is set to 0000h. After this, the bit is automatically set to 0.
- 2. When the RetBusOff bit = 1, registers CiRECR and CiTECR are set to 00h. After this, this bit is automatically set to 0.
- 3. Change this bit only in CAN reset/initialization mode.
- 4. When Listen-only mode is selected, do not request the transmission.

Figure 19.7 Registers C0CTLR and C1CTLR




Figure 19.8 Registers C0STR and C1STR




Figure 19.9 Registers COSSTR, C1SSTR, C0ICR, C1ICR, C0IDR, and C1IDR




Figure 19.10 Registers C0CONR and C1CONR




Figure 19.11 Registers C0RECR, C1RECR, C0TECR, C1TECR, C0TSR, C1TSR, C0AFS, and C1AFS

19.5 Operational Modes

The CAN module has the following four operational modes.

- CAN reset/Initialization mode
- CAN operation mode
- CAN sleep mode
- CAN interface sleep mode

Figure 19.12 shows the Transition between Operational Modes.




Figure 19.12 Transition between Operational Modes

19.5.1 CAN Reset/Initialization Mode

CAN reset/initialization mode is activated upon MCU reset or by setting the Reset bit in the CiCTLR register (i = 0, 1) to 1. If the Reset bit is set to 1, check that the State_Reset bit in the CiSTR register is set to 1.

Entering CAN reset/initialization mode initiates the following functions by the module:

- CAN communication is impossible.
- When CAN reset/initialization mode is activated during an ongoing transmission in operation mode, the module suspends the mode transition until completion of the transmission (successful, arbitration loss, or error detection). Then, the State_Reset bit is set to 1, and CAN reset/initialization mode is activated.
- Registers CiMCTLj (j = 0 to 15), CiSTR, CilCR, CilDR, CiRECR, CiTECR, and CiTSR are initialized.
 All these registers are locked to prevent CPU modification.
- Registers CiCTLR, CiCONR, CiGMR, CiLMAR, and CiLMBR, and the CANi message box retain their contents and are available for CPU access.



19.5.2 CAN Operation Mode

CAN operation mode is activated by setting the Reset bit in the CiCTLR register (i = 0, 1) to 0. If the Reset bit is set to 0, check that the State_Reset bit in the CiSTR register is set to 0.

If 11 consecutive recessive bits are detected after entering CAN operation mode, the module initiates the following functions:

- The module's communication functions are released and it becomes an active node on the network and may transmit and receive CAN messages.
- Release the internal fault confinement logic including receive and transmit error counters. The module may leave CAN operation mode depending on the error counts.

Within CAN operation mode, the module may be in three different sub modes, depending on which type of communication functions are performed:

- Module idle : The modules receive and transmit sections are inactive.
- Module receives: The module receives a CAN message sent by another node.
- Module transmits: The module transmits a CAN message. The module may receive its own message simultaneously when the LoopBack bit in the CiCTLR register = 1 (Loop back mode enabled).

Figure 19.13 shows the Sub Modes of CAN Operation Mode.




Figure 19.13 Sub Modes of CAN Operation Mode

19.5.3 CAN Sleep Mode

CAN sleep mode is activated by setting the Sleep bit to 1 in the CiCTLR register. It should never be activated from CAN operation mode but only via CAN reset/initialization mode.

Entering CAN sleep mode instantly stops the clock supply to the module and thereby reduces power dissipation.

19.5.4 CAN Interface Sleep Mode

CAN interface sleep mode is activated by setting the CCLK3 or CCLK7 bit in the CCLKR register to 1. It should never be activated but only via CAN sleep mode.

Entering CAN interface sleep mode instantly stops the clock supply to the CPU Interface in the module and thereby reduces power dissipation.



19.5.5 Bus Off State

The bus off state is entered according to the fault confinement rules of the CAN specification. When returning to CAN operation mode from the bus off state, the module has the following two cases. In this time, the value of any CAN registers, except registers CiSTR, CiRECR, and CiTECR, does not change.

- (1) When 11 consecutive recessive bits are detected 128 times The module enters instantly into error active state and the CAN communication becomes possible immediately.
- (2) When the RetBusOff bit in the CiCTLR register = 1 (Force return from buss off)

 The module enters instantly into error active state, and the CAN communication becomes possible again after 11 consecutive recessive bits are detected.



19.6 CAN Module System Clock Configuration

The M16C/6N Group (M16C/6NK, M16C/6NM) has a CAN module system clock select circuit.

Configuration of the CAN module system clock can be done through manipulating the CCLKR register and the BRP bit in the CiCONR register (i = 0, 1).

For the CCLKR register, refer to 8. Clock Generation Circuit.

Figure 19.14 shows the CAN Module System Clock Generation Circuit Block Diagram.




Figure 19.14 CAN Module System Clock Generation Circuit Block Diagram

19.7 Bit Timing Configuration

The bit time consists of the following four segments:

- Synchronization segment (SS)
 - This serves for monitoring a falling edge for synchronization.
- Propagation time segment (PTS)
 - This segment absorbs physical delay on the CAN network which amounts to double the total sum of delay on the CAN bus, the input comparator delay, and the output driver delay.
- Phase buffer segment 1 (PBS1)
 - This serves for compensating the phase error. When the falling edge of the bit falls later than expected, the segment can become longer by the maximum of the value defined in SJW.
- Phase buffer segment 2 (PBS2)
 - This segment has the same function as the phase buffer segment 1. When the falling edge of the bit falls earlier than expected, the segment can become shorter by the maximum of the value defined in SJW.

Figure 19.15 shows the Bit Timing.




Figure 19.15 Bit Timing



19.8 Bit-rate

Bit-rate depends on f1, the division value of the CAN module system clock, the division value of the baud rate prescaler, and the number of Tq of one bit.

Table 19.2 shows the Examples of Bit-rate.

Table 19.2 Examples of Bit-rate

Bit-rate	24 MHz (2)	20 MHz	16 MHz	10 MHz	8 MHz
1 Mbps	12 Tq (1)	10 Tq (1)	8 Tq (1)	_	_
500 kbps	8 Tq (3)	10 Tq (2)	8 Tq (2)	10 Tq (1)	8 Tq (1)
	12 Tq (2)	20 Tq (1)	16 Tq (1)	_	_
	24 Tq (1)	_	_	_	_
125 kbps	8 Tq (12)	8 Tq (10)	8 Tq (8)	8 Tq (5)	8 Tq (4)
	12 Tq (8)	10 Tq (8)	16 Tq (4)	10 Tq (4)	16 Tq (2)
	16 Tq (6)	16 Tq (5)	_	20 Tq (2)	_
	24 Tq (4)	20 Tq (4)	_	_	_
83.3 kbps	8 Tq (18)	8 Tq (15)	8 Tq (12)	10 Tq (6)	8 Tq (6)
	12 Tq (12)	10 Tq (12)	16 Tq (6)	20 Tq (3)	16 Tq (3)
	16 Tq (9)	20 Tq (6)	_	_	_
	24 Tq (6)	_	_	_	_
33.3 kbps	10 Tq (36)	10 Tq (30)	8 Tq (30)	10 Tq (15)	8 Tq (15)
	12 Tq (30)	20 Tq (15)	10 Tq (24)	_	10 Tq (12)
	20 Tq (18)	_	16 Tq (15)	_	20 Tq (6)
	24 Tq (15)	_	20 Tq (12)	_	_

NOTES:

- 1. The number in () indicates a value of "fCAN division value" multiplied by "baud rate prescaler division value".
- 2. 24 MHz is available Normal-ver. only.

19.8.1 Calculation of Bit-rate

f1

2 × "fCAN division value (1)" × "baud rate prescaler division value (2)" × "number of Tq of one bit"

- 1. fCAN division value = 1, 2, 4, 8, 16 fCAN division value: a value selected in the CCLKR register
- 2. Baud rate prescaler division value = P + 1 (P: 0 to 15)P: a value selected in the BRP bit in the CiCONR register (i = 0, 1)



19.9 Acceptance Filtering Function and Masking Function

These functions serve the users to select and receive a facultative message. Registers CiGMR (i = 0, 1), CiLMAR, and CiLMBR can perform masking to the standard ID and the extended ID of 29 bits. The CiGMR register corresponds to slots 0 to 13, the CiLMAR register corresponds to slot 14, and the CiLMBR register corresponds to slot 15. The masking function becomes valid to 11 bits or 29 bits of a received ID according to the value in the corresponding slot of the CiIDR register upon acceptance filtering operation. When the masking function is employed, it is possible to receive a certain range of IDs.

Figure 19.16 shows the Correspondence of Mask Registers to Slots, Figure 19.17 shows the Acceptance Function.




Figure 19.16 Correspondence of Mask Registers to Slots




Figure 19.17 Acceptance Function

When using the acceptance function, note the following points.

- (1) When one ID is defined in two slots, the one with a smaller number alone is valid.
- (2) When it is configured that slots 14 and 15 receive all IDs with Basic CAN mode, slots 14 and 15 receive all IDs which are not stored into slots 0 to 13.



19.10 Acceptance Filter Support Unit (ASU)

The acceptance filter support unit has a function to judge valid/invalid of a received ID through table search. The IDs to receive are registered in the data table; a received ID is stored in the CiAFS register (i = 0, 1), and table search is performed with a decoded received ID. The acceptance filter support unit can be used for the IDs of the standard frame only.

The acceptance filter support unit is valid in the following cases.

- When the ID to receive cannot be masked by the acceptance filter. (Example) IDs to receive: 078h, 087h, 111h
- When there are too many IDs to receive; it would take too much time to filter them by software.

Figure 19.18 shows the Write/Read of CiAFS Register in Word Access.




Figure 19.18 Write/read of CiAFS Register in Word Access

19.11 Basic CAN Mode

When the BasicCAN bit in the CiCTLR register (i = 0, 1) is set to 1 (Basic CAN mode enabled), slots 14 and 15 correspond to Basic CAN mode. In normal operation mode, each slot can handle only one type message at a time, either a data frame or a remote frame by setting CiMCTLj register (j = 0 to 15). However, in Basic CAN mode, slots 14 and 15 can receive both types of message at the same time.

When slots 14 and 15 are defined as reception slots in Basic CAN mode, received messages are stored in slots 14 and 15 alternately.

Which type of message has been received can be checked by the RemActive bit in the CiMCTLj register. Figure 19.19 shows the Slots 14 and 15 Operation in Basic CAN Mode.




Figure 19.19 Slots 14 and 15 Operation in Basic CAN Mode

When using Basic CAN mode, note the following points.

- (1) Setting of Basic CAN mode has to be done in CAN reset/initialization mode.
- (2) Select the same ID for slots 14 and 15. Also, setting of registers CiLMAR and CiLMBR has to be the same.
- (3) Define slots 14 and 15 as reception slot only.
- (4) There is no protection available against message overwrite. A message can be overwritten by a new message.
- (5) Slots 0 to 13 can be used in the same way as in normal CAN operation mode.



19.12 Return from Bus Off Function

When the protocol controller enters bus off state, it is possible to make it forced return from bus off state by setting the RetBusOff bit in the CiCTLR register (i = 0, 1) to 1 (force return from bus off). At this time, the error state changes from bus off state to error active state. If the RetBusOff bit is set to 1, registers CiRECR and CiTECR are initialized and the State_BusOff bit in the CiSTR register is set to 0 (CAN module is not in error bus off state). However, registers of the CAN module such as CiCONR register and the content of each slot are not initialized.

19.13 Time Stamp Counter and Time Stamp Function

When the CiTSR register (i = 0, 1) is read, the value of the time stamp counter at the moment is read. The period of the time stamp counter reference clock is the same as that of 1 bit time that is configured by the CiCONR register. The time stamp counter functions as a free run counter.

The 1 bit time period can be divided by 1 (undivided), 2, 4 or 8 to produce the time stamp counter reference clock. Use the TSPreScale bit in the CiCTLR register to select the divide-by-n value.

The time stamp counter is equipped with a register that captures the counter value when the protocol controller regards it as a successful reception. The captured value is stored when a time stamp value is stored in a reception slot.

19.14 Listen-Only Mode

When the RXOnly bit in the CiCTLR register (i = 0, 1) is set to 1, the module enters Listen-only mode. In Listen-only mode, no transmission, such as data frames, error frames, and ACK response, is performed to bus.

When Listen-only mode is selected, do not request the transmission.



19.15 Reception and Transmission

Table 19.3 lists the CAN Reception and Transmission Mode Configuration.

Table 19.3 CAN Reception and Transmission Mode Configuration

				T	
TrmReq	RecReq	Remote	RspLock	Communication Mode of Slot	
0	0	-	-	Communication environment configuration mode:	
				configure the communication mode of the slot.	
0	1	0	0	Configured as a reception slot for a data frame.	
1	0	1	0	Configured as a transmission slot for a remote frame.	
				(At this time the RemActive = 1.)	
				After completion of transmission, this functions as a reception	
				slot for a data frame. (At this time the RemActive = 0.)	
				However, when an ID that matches on the CAN bus is detected	
				before remote frame transmission, this immediately functions	
				as a reception slot for a data frame.	
1	0	0	0	Configured as a transmission slot for a data frame.	
0	1	1	1/0	Configured as a reception slot for a remote frame.	
				(At this time the RemActive = 1.)	
				After completion of reception, this functions as a transmission	
				slot for a data frame. (At this time the RemActive = 0.)	
				However, transmission does not start as long as RspLock bit	
				remains 1; thus no automatic response.	
				Response (transmission) starts when the RspLock bit is set to 0.	

TrmReq, RecReq, Remote, RspLock, RemActive, RspLock: Bits in CiMCTLj register (i = 0, 1, j = 0 to 15)

When configuring a slot as a reception slot, note the following points.

- (1) Before configuring a slot as a reception slot, be sure to set the CiMCTLj register to 00h.
- (2) A received message is stored in a slot that matches the condition first according to the result of reception mode configuration and acceptance filtering operation. Upon deciding in which slot to store, the smaller the number of the slot is, the higher priority it has.
- (3) In normal CAN operation mode, when a CAN module transmits a message of which ID matches, the CAN module never receives the transmitted data. In loop back mode, however, the CAN module receives back the transmitted data. In this case, the module does not return ACK.

When configuring a slot as a transmission slot, note the following points.

- (1) Before configuring a slot as a transmission slot, be sure to set the CiMCTLj registers to 00h.
- (2) Set the TrmReq bit in the CiMCTLj register to 0 (not transmission slot) before rewriting a transmission slot.
- (3) A transmission slot should not be rewritten when the TrmActive bit in the CiMCTLj register is 1 (transmitting).

If it is rewritten, an undefined data will be transmitted.



19.15.1 Reception

Figure 19.20 shows the Timing of Receive Data Frame Sequence. Figure 19.20 shows the behavior of the module when receiving two consecutive CAN messages, that fit into the slot of the shown CiMCTLj register (i = 0, 1, j = 0 to 15) and leads to losing/overwriting of the first message.




Figure 19.20 Timing of Receive Data Frame Sequence

- (1) On monitoring a SOF on the CAN bus the RecState bit in the CiSTR register becomes 1 (CAN module is receiver) immediately, given the module has no transmission pending.
- (2) After successful reception of the message, the NewData bit in the CiMCTLj register of the receiving slot becomes 1 (stored new data in slot). The InvalData bit in the CiMCTLj register becomes 1 (message is being updated) at the same time and the InvalData bit becomes 0 (message is valid) again after the complete message was transferred to the slot.
- (3) When the interrupt enable bit in the CilCR register of the receiving slot = 1 (interrupt enabled), the CANi successful reception interrupt request is generated and the MBOX bit in the CiSTR register is changed. It shows the slot number where the message was stored and the RecSucc bit in the CiSTR register is active.
- (4) Read the message out of the slot after setting the New Data bit to 0 (the content of the slot is read or still under processing by the CPU) by a program.
- (5) When next CAN message is received before the NewData bit is set to 0 by a program or a receive request to a slot is canceled, the MsgLost bit in the CiMCTLj register is set to 1 (message has been overwritten). The new received message is transferred to the slot. Generating of an interrupt request and change of the CiSTR register are same as in 3).



19.15.2 Transmission

Figure 19.21 shows the Timing of Transmit Sequence.




Figure 19.21 Timing of Transmit Sequence

- (1) If the TrmReq bit in the CiMCTLj register (i = 0, 1, j = 0 to 15) is set to 1 (transmission slot) in the bus idle state, the TrmActive bit in the CiMCTLj register and the TrmState bit in the CiSTR register are set to 1 (transmitting/transmitter), and CAN module starts the transmission.
- (2) If the arbitration is lost after the CAN module starts the transmission, bits TrmActive and TrmState are set to 0.
- (3) If the transmission has been successful without lost in arbitration, the SentData bit in the CiMCTLj register is set to 1 (transmission is successfully completed) and TrmActive bit is set to 0 (waiting for bus idle or completion of arbitration). And when the interrupt enable bits in the CiICR register = 1 (interrupt enabled), CANi successful transmission interrupt request is generated and the MBOX (the slot number which transmitted the message) and TrmSucc bit in the CiSTR register are changed.
- (4) When starting the next transmission, set bits SentData and TrmReq to 0. And set the TrmReq bit to 1 after checking that bits SentData and TrmReq are set to 0.



19.16 CAN Interrupt

The CAN module provides the following CAN interrupts.

- CANi successful reception interrupt (i = 0, 1)
- CANi successful transmission interrupt
- CAN0/1 error Interrupt: Error passive state

Error bus off state

Bus error (this feature can be disabled separately)

• CAN0/1 wake-up interrupt

When the CPU detects the CANi successful reception/transmission interrupt request, the MBOX bit in the CiSTR register must be read to determine which slot has generated the interrupt request.



20. Programmable I/O Ports

The programmable input/output ports (hereafter referred to simply as I/O ports) consist of 87 lines P0 to P10 in the 100-pin version and consist of 113 lines P0 to P14 in the 128-pin version. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. P8_5 is an input-only port and does not have a pull-up resistor. Port P8_5 shares the pin with $\overline{\text{NMI}}$, so that the $\overline{\text{NMI}}$ input level can be read from the P8_5 bit in the P8 register.

Table 20.1 lists the I/O ports Pin Number of Each Package. Figures 20.1 to 20.5 show the I/O ports. Figure 20.6 shows the I/O pins.

Each pin functions as an I/O port, a peripheral function input/output pin or a bus control pin (1).

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, SI/O4 output or D/A converter output pin, set the direction bit for that pin to 0 (input mode). Any pin used as an output pin for peripheral functions other than the SI/O4 and D/A converter is directed for output no matter how the corresponding direction bit is set.

When using any pin as a bus control pin (1), refer to **7.2 Bus Control**.

NOTE:

1. Not available the bus control pins in T/V-ver..

Table 20.1 I/O Ports Pin Number of Each Package

	128-pin Version	100-pin Version
I/O ports	P0_0 to P0_7	P0_0 to P0_7
	P1_0 to P1_7	P1_0 to P1_7
	P2_0 to P2_7	P2_0 to P2_7
	P3_0 to P3_7	P3_0 to P3_7
	P4_0 to P4_7	P4_0 to P4_7
	P5_0 to P5_7	P5_0 to P5_7
	P6_0 to P6_7	P6_0 to P6_7
	P7_0 to P7_7	P7_0 to P7_7
	P8_0 to P8_4, P8_6, P8_7	P8_0 to P8_4, P8_6, P8_7
	(P8_5 is an input port)	(P8_5 is an input port)
	P9_0 to P9_7	P9_0 to P9_7
	P10_0 to P10_7	P10_0 to P10_7
	P11_0 to P11_7	
	P12_0 to P12_7	
	P13_0 to P13_7	
	P14_0, P14_1	
Total	113 pins	87 pins

20.1 PDi Register (100-pin Version: i = 0 to 10, 128-pin Version: i = 0 to 13)

Figure 20.7 shows the PDi Register.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

During memory expansion and microprocessor modes ⁽¹⁾, the PDi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

No direction register bit for P8_5 is available.

NOTE:

1. Not available memory expansion and microprocessor modes in T/V-ver..

20.2 Pi Register (100-pin Version: i = 0 to 10, 128-pin Version: i = 0 to 13), PC14 Register

Figure 20.8 shows the Pi Register.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

During memory expansion and microprocessor modes ⁽¹⁾, the Pi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK) cannot be modified.

About the port P14 (128-pin version), Figure 20.8 shows the PC14 Register.

NOTE:

1. Not available memory expansion and microprocessor modes in T/V-ver...

20.3 PURj Register (100-pin Version: j = 0 to 2, 128-pin Version: j = 0 to 3)

Figures 20.9 and 20.10 show the PURj Register.

The PURj register bits can be used to select whether or not to pull the corresponding port high in 4-bit unit. The port selected to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

However, the pull-up control register has no effect on P0 to P3, P4_0 to P4_3, and P5 during memory expansion and microprocessor modes ⁽¹⁾. Although the register contents can be modified, no pull-up resistors are connected.

When using the ports P11 to P14, set the PUR37 bit in the PUR3 register to 1 (P11 to P14 are usable).

NOTE:

1. Not available memory expansion and microprocessor modes in T/V-ver..

20.4 PCR Register

Figure 20.11 shows the PCR Register.

When the P1 register is read after setting the PCR0 bit in the PCR register to 1, the corresponding port latch can be read no matter how the PD1 register is set.

Table 20.2 lists the Unassigned Pin Handling in Single-chip Mode and Table 20.3 lists the Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode (normal-ver. only).

Figure 20.12 shows the Unassigned Pin Handling.






Figure 20.1 I/O Ports (1)




Figure 20.2 I/O Ports (2)




Figure 20.3 I/O Ports (3)




Figure 20.4 I/O Ports (4)




Figure 20.5 I/O Ports (5)





Figure 20.6 I/O Pins



NOTES:

- 1. Make sure registers PD7 and PD9 are written to by the next instruction after setting the PRC2 bit in the PRCR register to 1 (write enabled).
- 2. During memory expansion and microprocessor modes, the PDi register for the pins functioning as bus control pins (A0 to A19, D0 to D15, $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$, $\overline{\text{RD}}$, $\overline{\text{WRL/WR}}$, $\overline{\text{WRH/BHE}}$, ALE, $\overline{\text{RDY}}$, $\overline{\text{HOLD}}$, $\overline{\text{HLDA}}$, and BCLK) cannot be modified.
 - * Not available memory expansion and microprocessor modes in T/V-ver..
- 3. When using the ports P11 to P13, set the PU37 bit in the PUR3 register to 1 (usable).
- 4. Registers PD11 to PD13 are only in the 128-pin version.

Port P8 Direction Register






Figure 20.7 Registers PD0 to PD13




NOTES:

- 1. Since P7_1 and P9_1 are N channel open-drain ports, the data is high-impedance.
- During memory expansion and microprocessor modes, the Pi register for the pins functioning as bus control
 pins (A0 to A19, D0 to D15, CS0 to CS3, RD, WRL/WR, WRH/BHE, ALE, RDY, HOLD, HLDA, and BCLK)
 cannot be modified.
 - * Not available memory expansion and microprocessor modes in T/V-ver..
- 3. When using the ports P11 to P13, set the PU37 bit in the PUR3 register to 1 (usable). If this bit is set to 0 (unusable), registers P11 to P13 are set to 00h.
- 4. Registers P11 to P13 are only in the 128-pin version.

Port P8 Register



Port P14 Control Register (128-pin version) (1)



1. When using the port P14, set the PU37 bit in the PUR3 register to 1 (usable).


Figure 20.8 Registers P0 to P13, and PC14

Pull-up Control Register 0 (1) Symbol Address After Reset 03FCh PUR0 00h RW Bit Symbol Bit Name Function **PU00** P0_0 to P0_3 pull-up 0: Not pulled high RW 1: Pulled high (2) PU01 RW P0_4 to P0_7 pull-up PU02 RW P1_0 to P1_3 pull-up PU03 RW P1_4 to P1_7 pull-up PU04 RW P2_0 to P2_3 pull-up PU05 RW P2_4 to P2_7 pull-up PU06 RW P3_0 to P3_3 pull-up PU07 P3_4 to P3_7 pull-up RW

NOTES:

- During memory expansion and microprocessor modes, the pins are not pulled high although their corresponding register contents can be modified.
 - * Not available memory expansion and microprocessor modes in T/V-ver...
- 2. The pin for which this bit is 1 (pulled high) and the direction bit is 0 (input mode) is pulled high.


Pull-up Control Register 1



NOTES:

- 1. The values after hardware reset is as follows:
 - 00000000b when input on CNVSS pin is "L"
 - 00000010b when input on CNVSS pin is "H". (CNVSS pin = H is not available in T/V-ver..)
 - The values after software reset, watchdog timer reset and oscillation stop detection reset are as follows: 00000000b when bits PM 01 to PM00 in the PM0 register are 00b (single-chip mode).
 - 00000010b when bits PM 01 to PM00 are 01b (memory expansion mode) or 11b (microprocessor mode).
 - * Not available memory expansion and microprocessor modes in T/V-ver...
- During memory expansion and microprocessor modes, the pins are not pulled high although their corresponding register contents can be modified.
- * Not available memory expansion and microprocessor modes in T/V-ver...
- 3. If bits PM01 to PM00 are set to 01b (memory expansion mode) or 11b (microprocessor mode) in a program during single-chip mode, the PU11 bit becomes 1.
 - * Not available memory expansion and microprocessor modes in T/V-ver..
- 4. The P7_1 pin does not have pull-up.
- 5. The pin for which this bit is 1 (pulled high) and the direction bit is 0 (input mode) is pulled high.

Pull-up Control Register 2



- 1. The P8_5 pin does not have pull-up.
- 2. The P9_1 pin does not have pull-up
- 3. The pin for which this bit is 1 (pulled high) and the direction bit is 0 (input mode) is pulled high.

Figure 20.9 Registers PUR0, PUR1, and PUR2




Figure 20.10 PUR3 Register




Figure 20.11 PCR Register

Table 20.2 Unassigned Pin Handling in Single-chip Mode

Pin Name	Connection	
Ports P0 to P7, P8_0 to P8_4,	After setting for input mode, connect every pin to VSS via a resistor (pull-down);	
P8_6, P8_7, P9 to P14 (5)	or after setting for output mode, leave these pins open. (1) (2) (3)	
XOUT (4)	Open	
NMI(P8_5)	Connect via resistor to VCC (pull-up)	
AVCC	Connect to VCC	
AVSS, VREF, BYTE	Connect to VSS	

NOTES:

- 1. When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes undefined, causing the power supply current to increase while the port remains in input mode.
 - Furthermore, by considering a possibility that the contents of the direction registers may change due to noise or program runaway caused by noise, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.
- 2. Make sure the unused pins are processed with the shortest possible wiring from the MCU pins (2 cm or less).
- 3. When the ports P7 1 and P9 1 are set for output mode, make sure a low-level signal is output from the pins. The ports P7_1 and P9_1 are N-channel open-drain outputs.
- 4. With external clock input to XIN pin.
- 5. The ports P11 to P14 are only in the 128-pin version. When not using all of pins P11 to P14 may be left open by setting the PU37 bit in the PUR3 register to 0 (P11 to P14 unusable), without causing any problem.

Table 20.3 Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode (Normal-ver. only)

Pin Name	Connection
Ports P6, P7, P8_0 to P8_4,	After setting for input mode, connect every pin to VSS via a resistor (pull-down);
P8_6, P8_7, P9 to P14 ⁽⁷⁾	or after setting for output mode, leave these pins open. (1) (2) (3) (4)
P4_5/CS1 to P4_7/CS3	Connect to VCC via a resistor (pulled high) by setting the corresponding
	direction bit in the PD4 register for $\overline{\text{CS}}$ i (i = 1 to 3) to 0 (input mode) and
	the CSi bit in the CSR register to 0 (chip select disabled).
BHE, ALE, HLDA, XOUT (5),	Open
BCLK (6)	
HOLD, RDY, NMI(P8_5)	Connect via resistor to VCC (pull-up)
AVCC	Connect to VCC
AVSS, VREF	Connect to VSS

- 1. When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode.
 - Furthermore, by considering a possibility that the contents of the direction registers may change due to noise or program runaway caused by noise, it is recommended that the contents of the direction registers be periodically reset in software, for the increased reliability of the program.
- 2. Make sure the unused pins are processed with the shortest possible wiring from the MCU pins (2 cm or less).
- 3. If the CNVSS pin has the VSS level applied to it, these pins are set for input ports until the processor mode is switched over in a program after reset. For this reason, the voltage levels on these pins become indeterminate, causing the power supply current to increase while they remain set for input ports.
- 4. When the ports P7_1 and P9_1 are set for output mode, make sure a low-level signal is output from the pins. The ports P7_1 and P9_1 are N-channel open-drain outputs.
- 5. With external clock input to XIN pin.
- 6. If the PM07 bit in the PM0 register is set to 1 (BCLK not output), connect this pin to VCC via a resistor (pulled high).
- 7. The ports P11 to P14 are only in the 128-pin version. When not using all of pins P11 to P14 may be left open by setting the PU37 bit in the PUR3 register to 0 (P11 to P14 unusable), without causing any problem.






Figure 20.12 Unassigned Pins Handling

21. Flash Memory Version

Aside from the on-chip flash memory, the flash memory version MCU has the same functions as the masked ROM version.

In the flash memory version, the flash memory can perform in four rewrite mode: CPU rewrite mode, standard serial I/O mode, parallel I/O mode, and CAN I/O mode.

Table 21.1 lists the Flash Memory Version Specifications. See Tables 1.1 and 1.2 Functions and Specifications, for the items not listed in Table 21.1. Table 21.2 shows the Flash Memory Rewrite Modes Overview.

Table 21.1 Flash Memory Version Specifications

Item		Specifications	
Flash memory rewrite mode		4 modes (CPU rewrite, standard serial I/O, parallel I/O, CAN I/O)	
Erase block User ROM area		See Figure 21.1 Flash Memory Block Diagram	
	Boot ROM area	1 block (4 Kbytes) (1)	
Program method		In units of word, in units of byte ⁽²⁾	
Erase method		Collective erase, block erase	
Program and erase control method		Program and erase controlled by software command	
Protect method		Lock bit protects each block	
Number of commands		8 commands	
Programming and erasure endurance (3)		100 times	
ROM code protection		Parallel I/O, standard serial I/O, and CAN I/O modes are supported.	

NOTES:

- 1. The boot ROM area contains standard serial I/O mode and CAN I/O mode rewrite control program which is stored in it when shipped from the factory. This area can only be rewritten in parallel I/O mode.
- 2. Can be programmed in byte units in only parallel I/O mode.
- 3. Definition of programming and erasure endurance

The programming and erasure endurance is defined to be per-block erasure endurance. For example, assume a case where a 4K-byte block A is programmed in 2,048 operations by writing one word at a time and erased thereafter. In this case, the block is reckoned as having been programmed and erased once.

If a product is 100 times of programming and erasure endurance, each block in it can be erased up to 100 times.

Table 21.2 Flash Memory Rewrite Modes Overview

Flash Memory Rewrite Mode	CPU Rewrite Mode (1)	Standard Serial I/O Mode	Parallel I/O Mode	CAN I/O Mode
Function	rewritten when the CPU executes software commands. EW0 mode:	rewritten using a dedicated serial programmer. Standard serial I/O mode 1: Clock synchronous serial I/O Standard serial I/O mode 2:	using a dedicated parallel programmer.	rewritten husing a dedicated
Areas which can be rewritten	User ROM area	User ROM area	User ROM area Boot ROM area	User ROM area
Operating mode	Single-chip mode Memory expansion mode (EW0 mode) ⁽⁴⁾ Boot mode (EW0 mode)	Boot mode	Parallel I/O mode	Boot mode
ROM programmer	None	Serial programmer	Parallel programmer	CAN programmer

- 1. The PM13 bit remains set to 1 while the FMR01 bit in the FMR0 register = 1 (CPU rewrite mode enabled). The PM13 bit is reverted to its original value by setting the FMR01 bit to 0 (CPU rewrite mode disabled). However, if the PM13 bit is changed during CPU rewrite mode, its changed value is not reflected until after the FMR01 bit is set to 0.
- 2. When in CPU rewrite mode, bits PM10 and PM13 in the PM1 register are set to 1. The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit = 1.
- 3. When using standard serial I/O mode 2, make sure a main clock input oscillation frequency is set to 5 MHz, 10 MHz, or 16
- 4. Not available in T/V-ver..



21.1 Memory Map

The flash memory contains the user ROM area and the boot ROM area. The user ROM area has space to store the MCU operating program in single-chip mode or memory expansion mode and a separate 4-Kbyte space as the block A. (Not available memory expansion mode in T/V-ver..)

Figure 21.1 shows the Flash Memory Block Diagram.

The user ROM area is divided into several blocks, each of which can be protected (locked) against programming or erasure. The user ROM area can be rewritten in CPU rewrite, standard serial I/O mode, parallel I/O mode, and CAN I/O mode. Block A is enabled for use by setting the PM10 bit in the PM1 register to 1 (block A enabled. CS2 area at addresses 10000h to 26FFFh).

The boot ROM area is located at the same addresses as the user ROM area. It can only be rewritten in parallel I/O mode (refer to **21.1.1 Boot Mode**). A program in the boot ROM area is executed after a hardware reset occurs while an "H" signal is applied to pins CNVSS and P5_0 and an "L" signal is applied to the P5_5 pin (refer to **21.1.1 Boot Mode**). A program in the user ROM area is executed after a hardware reset occurs while an "L" signal is applied to the CNVSS pin. However, the boot ROM area cannot be read.




Figure 21.1 Flash Memory Block Diagram

21.1.1 Boot Mode

The MCU enters boot mode when a hardware reset occurs while an "H" signal is applied to pins CNVSS and P5_0 and an "L" signal is applied to the P5_5 pin. A program in the boot ROM area is executed. In boot mode, the FMR05 bit in the FMR0 register selects access to the boot ROM area or the user ROM area. The rewrite control program for standard serial I/O mode is stored in the boot ROM area before shipment. The boot ROM area can be rewritten in parallel I/O mode only. If given rewrite control program using erase-write mode (EW0 mode) is written in the boot ROM area, the flash memory can be rewritten according to the system implemented.

21.2 Functions to Prevent Flash Memory from Rewriting

The flash memory has the ROM code protect function for parallel I/O mode and the ID code check function for standard serial I/O mode and CAN I/O mode to prevent the flash memory from reading or rewriting.

21.2.1 ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel I/O mode. Figure 21.2 shows the ROMCP Register. The ROMCP register is located in the user ROM area. The ROM code protect function is enabled when the ROMCR bits are set to other than 11b. In this case, set the bit 5 to bit 0 to 111111b.


When exiting ROM code protect, erase the block including the ROMCP register by CPU rewrite mode, standard serial I/O mode, or CAN I/O mode.

21.2.2 ID Code Check Function

Use the ID code check function in standard serial I/O mode and CAN I/O mode. The ID code sent from the serial programmer is compared with the ID code written in the flash memory for a match. If the ID codes do not match, commands sent from the serial programmer are not accepted. However, if the four bytes of the reset vector are FFFFFFFh, ID codes are not compared, allowing all commands to be accepted. The ID codes are 7-byte data stored consecutively, starting with the first byte, into addresses 0FFFDFh, 0FFFE3h, 0FFFE8h, 0FFFF8h, 0FFFF7h, and 0FFFF8h. The flash memory must have a program with the ID codes set in these addresses.

Figure 21.3 shows the Addresses for ID Code Stored.





- 1. The ROMCP address is set to FFh when a block, including the ROMCP address, is erased.
- 2. When the ROM code protection is active by the ROMCP1 bit setting, the flash memory is protected against reading or rewriting in parallel I/O mode.
- 3. Set bits 5 to 0 to 1111111b when the ROMCP1 bit is set to a value other than 11b.

 If bits 5 to 0 are set to values other than 1111111b, the ROM code protection may not become active by setting the ROMCP1 bit to a value other than 11b.
- 4. To make the ROM code protection inactive, erase a block including the ROMCP address in CPU rewrite mode, standard serial I/O mode, or CAN I/O mode.
- 5. When a value of the ROMCP address is 00h or FFh, the ROM code protect function is disabled.

Figure 21.2 ROMCP Register




Figure 21.3 Address for ID Code Stored

21.3 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten when the CPU executes software commands. The user ROM area can be rewritten with the MCU is mounted on a board without using a parallel, serial or CAN programmer.

In CPU rewrite mode, only the user ROM area shown in Figure 21.1 can be rewritten. The boot ROM area cannot be rewritten. Program and the block erase command are executed only in the user ROM area.

Erase-write 0 (EW0) mode and erase-write 1 (EW1) mode are provided as CPU rewrite mode.

Table 21.3 lists the differences between EW0 and EW1 Modes.

Table 21.3 EW0 Mode and EW1 Mode

Item	EW0 Mode	EW1 Mode
Operating mode	Single-chip mode	Single-chip mode
	Memory expansion mode (3)	
	Boot mode	
Space where rewrite	User ROM area	User ROM area
control program can be	Boot ROM area	
placed		
Space where rewrite	The rewrite control program must be	The rewrite control program can be
control program can be	transferred to any space other than the	executed in the user ROM area
executed	flash memory (e.g., RAM) before being	
	executed (2)	
Space which can be	User ROM area	User ROM area
rewritten		However, this excludes blocks with the
		rewrite control program
Software command	None	Program and block erase commands
restriction		cannot be executed in a block having
		the rewrite control program.
		Erase all unlocked block command
		cannot be executed when the lock bit in
		a block having the rewrite control program
		is set to 1 (unlocked) or when the FMR02
		bit in the FMR0 register is set to 1 (lock
		bit disabled).
		• Read status register command cannot
		be used.
Modes after program or erasing	Read status register mode	Read array mode
CPU status during	Operating	Maintains hold state (I/O ports maintains
auto-programming and	J Poraming	the state before the command was
auto-erasure		executed) (1)
Flash memory status	•Read bits FMR00, FMR06, and FMR07	Read bits FMR00, FMR06, and FMR07
detection	in the FMR0 register by program	in the FMR0 register by program
	•Execute the read status register	
	command to read bits SR7, SR5, and	
	SR4 in the status register	
NOTES:	1 3	!

- 1. Do not generate an interrupts (except NMI interrupt) and DMA transfer.
- 2. When in CPU rewrite mode, bits PM10 and PM13 in the PM1 register are set to 1. The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM13 bit = 1.
- 3. Not available in T/V-ver..



21.3.1 EW0 Mode

The MCU enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to 1 (CPU rewrite mode enabled) and is ready to accept commands. EW0 mode is selected by setting the FMR11 bit in the FMR1 register to 0. To set the FMR01 bit to 1, set to 1 after first writing 0.

The software commands control programming and erasing. The FMR0 register or the status register indicates whether a program or erase operation is completed as expected or not.

21.3.2 EW1 Mode


EW1 mode is selected by setting FMR11 bit to 1 (by writing 0 and then 1 in succession) after setting the FMR01 bit to 1 (by writing 0 and then 1 in succession). (Both bits must be set to 0 first before setting to 1.) The FMR0 register indicates whether or not a program or erase operation has been completed as expected. The status register cannot be read in EW1 mode.

When an erase/program operation is initiated the CPU halts all program execution until the operation is completed or erase-suspend is requested.



21.3.3 Registers FMR0 and FMR1


Figure 21.4 shows Registers FMR0 and FMR1.



NOTES:

- 1. This status includes writing or reading with the lock bit program or read lock bit status command.
- 2. To set this bit to 1, write 0 and then 1 in succession. Make sure no interrupts or no DMA transfers will occur before writing 1 after writing 0.
 - Write to this bit when the $\overline{\text{NMI}}$ pin is in the high state. Also, while in EW0 mode, write to this bit from a program in other than the flash memory.
 - Enter read array mode and set this bit to 0.
- 3. To set this bit to 1, write 0 and then 1 in succession when the FMR01 bit = 1. Make sure no interrupts or no DMA transfers will occur before writing 1 after writing 0.
- 4. Write to this bit from a program in other than the flash memory.
- 5. Effective when the FMR01 bit = 1 (CPU rewrite mode). If the FMR01 bit = 0, although the FMSTP bit can be set to 1 by writing 1 in a program, the flash memory is neither placed in low power dissipation state nor initialized.
- 6. This bit is set to 0 by executing the clear status command.

Flash Memory Control Register 1



NOTE:

 To set this bit to 1, write 0 and then 1 in succession when the FMR01 bit in the FMR0 register = 1. Make sure no interrupts or no DMA transfers will occur before writing 1 after writing 0.

Write to this bit when the $\overline{\text{NMI}}$ pin is in the high state.

Both the FMR01 and FMR11 bits are set to 0 by setting the FMR01 bit to 0.

Figure 21.4 Registers FMR0 and FMR1



21.3.3.1 FMR00 Bit

This bit indicates the operating status of the flash memory. It is set to 0 while the program, block erase, erase all unlocked block, lock bit program, or read lock bit status command is being executed; otherwise, it is set to 1.

21.3.3.2 FMR01 Bit

The MCU can accept commands when the FMR01 bit is set to 1 (CPU rewrite mode). Set the FMR05 bit to 1 (user ROM area access) as well if in boot mode.

21.3.3.3 FMR02 Bit

The lock bit is disabled by setting the FMR02 bit to 1 (lock bit disabled). (Refer to **21.3.6 Data Protect Function**.) The lock bit is enabled by setting the FMR02 bit to 0 (lock bit enabled).

The FMR02 bit does not change the lock bit status but disables the lock bit function. If the block erase or erase all unlocked block command is executed when the FMR02 bit is set to 1, the lock bit status changes 0 (locked) to 1 (unlocked) after command execution is completed.

21.3.3.4 FMSTP Bit

The FMSTP bit resets the flash memory control circuits and minimizes power consumption in the flash memory. Access to the flash memory is disabled when the FMSTP bit is set to 1 (flash memory operation stops). Set the FMSTP bit by program in a space other than the flash memory.

Set the FMSTP bit to 1 if one of the followings occurs:

- A flash memory access error occurs while erasing or programming in EW0 mode (FMR00 bit does not switch back to 1 (ready))
- · Low power dissipation mode or on-chip oscillator low power dissipation mode is entered

Use the following the procedure to change the FMSTP bit setting.

- (1) Set the FMSTP bit to 1
- (2) Set tps (the wait time to stabilize flash memory circuit)
- (3) Set the FMSTP bit to 0
- (4) Set tps (the wait time to stabilize flash memory circuit)

Figure 21.7 shows the Processing Before and After Low Power Dissipation Mode or On-chip Oscillator Low Power Dissipation Mode. Follow the procedure on this flow chart.

When entering stop or wait mode, the flash memory is automatically turned off. When exiting stop or wait mode, the flash memory is turned back on. The FMR0 register does not need to be set.

21.3.3.5 FMR05 Bit

This bit selects the boot ROM or user ROM area in boot mode. Set to 0 to access (read) the boot ROM area or to 1 (user ROM access) to access (read, write or erase) the user ROM area.

21.3.3.6 FMR06 Bit

This is a read-only bit indicating the status of an auto-program operation. The FMR06 bit is set to 1 when a program error occurs; otherwise, it is set to 0. Refer to 21.3.8 Full Status Check.



21.3.3.7 FMR07 Bit

This is a read-only bit indicating the status of an auto-erase operation. The FMR07 bit is set to 1 when an erase error occurs; otherwise, it is set to 0. For details, refer to **21.3.8 Full Status Check**.

21.3.3.8 FMR11 Bit

EW0 mode is entered by setting the FMR11 bit to 0 (EW0 mode).

EW1 mode is entered by setting the FMR11 bit to 1 (EW1 mode).

21.3.3.9 FMR16 Bit

This is a read-only bit indicating the execution result of the read lock bit status command. When the block, where the read lock bit status command is executed, is locked, the FMR16 bit is set to 0. When the block, where the read lock bit status command is executed, is unlocked, the FMR16 bit is set to 1.

Figure 21.5 shows the Setting and Resetting of EW0 Mode. Figure 21.6 show the Setting and Resetting of EW1 Mode.






Figure 21.5 Setting and Resetting of EW0 Mode




Figure 21.6 Setting and Resetting of EW1 Mode




Figure 21.7 Processing Before and After Low Power Dissipation Mode or On-chip Oscillator Low Power Dissipation Mode

21.3.4 Notes on CPU Rewrite Mode

21.3.4.1 Operating Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), set the CM11 bit in the CM1 register to 0 (main clock), select 10 MHz or less for CPU clock using the CM06 bit in the CM0 register and bits CM17 to CM16 in the CM1 register. Also, set the PM17 bit in the PM1 register to 1 (with wait state).

21.3.4.2 Prohibited Instructions

The following instructions cannot be used in EW0 mode because the CPU tries to read data in flash memory: the UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

21.3.4.3 Interrupts (EW0 Mode)

- To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the RAM area.
- The NMI and watchdog timer interrupts are available since registers FMR0 and FMR1 are forcibly reset
 when either interrupt request is generated. Allocate the jump addresses for each interrupt service
 routines to the fixed vector table. Flash memory rewrite operation is suspended when the NMI or
 watchdog timer interrupt request is generated. Execute the rewrite program again after exiting the
 interrupt routine.
- The address match interrupt is not available since the CPU tries to read data in the flash memory.

21.3.4.4 Interrupts (EW1 Mode)

- Do not acknowledge any interrupts with vectors in the relocatable vector table or address match interrupt during auto-programming or auto-erasure.
- Do not use the watchdog timer interrupt.
- The NMI interrupt is available since registers FMR0 and FMR1 are forcibly reset when the interrupt request is generated. Allocate the jump address for the interrupt service routine to the fixed vector table. Flash memory rewrite operation is suspended when the NMI interrupt request is generated. Execute the rewrite program again after exiting the interrupt service routine.

21.3.4.5 How to Access

To set the FMR01, FMR02 or FMR11 bit to 1, write 1 after first setting the bit to 0. Do not generate an interrupt or a DMA transfer between the instruction to set the bit to 0 and the instruction to set the bit to 1. Set the bit while an "H" signal is applied to the $\overline{\text{NMI}}$ pin.

21.3.4.6 Rewriting in User ROM Area (EW0 Mode)

If the supply voltage drops while rewriting the block where the rewrite control program is stored, the flash memory cannot be rewritten because the rewrite control program is not correctly rewritten. If this error occurs, rewrite the user ROM area while in standard serial I/O mode, parallel I/O mode, or CAN I/O mode.

21.3.4.7 Rewriting in User ROM Area (EW1 Mode)

Avoid rewriting any block in which the rewrite control program is stored.

21.3.4.8 DMA Transfer

In EW1 mode, do not perform a DMA transfer while the FMR00 bit in the FMR0 register is set to 0 (auto-programming or auto-erasure).



21.3.4.9 Writing Command and Data

Write commands and data to even addresses in the user ROM area.

21.3.4.10 Wait Mode

When entering wait mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before executing the WAIT instruction.

21.3.4.11 Stop Mode

When entering stop mode, execute the instruction which sets the CM10 bit to 1 (stop mode) after setting the FMR01 bit to 0 (CPU rewrite mode disabled) and disabling the DMA transfer.

21.3.4.12 Low Power Dissipation Mode and On-chip Oscillator Low Power Dissipation Mode

If the CM05 bit is set to 1 (main clock stopped), do not execute the following commands:

- Program
- Block erase
- Erase all unlocked blocks
- · Lock bit program
- Read lock bit status



21.3.5 Software Commands

Software commands are described below. The command code and data must be read and written in 16-bit unit, to and from even addresses in the user ROM area. When writing command code, the high-order 8 bits (D15 to D8) are ignored.

Table 21.4 lists the Software Commands.

Table 21.4 Software Commands

	Fi	rst Bus Cyd	cle	Second Bus Cycle			
Software Command	Mode	Address	Data (D15 to D0)	Mode	Address	Data (D15 to D0)	
Read array	Write	×	xxFFh	-	-	-	
Read status register	Write	×	xx70h	Read	×	SRD	
Clear status register	Write	×	xx50h	-	-	-	
Program	Write	WA	xx40h	Write	WA	WD	
Block erase	Write	×	xx20h	Write	ВА	xxD0h	
Erase all unlocked block (1)	Write	×	xxA7h	Write	×	xxD0h	
Lock bit program	Write	ВА	xx77h	Write	ВА	xxD0h	
Read lock bit status	Write	×	xx71h	Write	ВА	xxD0h	

SRD:data in the SRD register (D7 to D0)

WA: Address to be written (The address specified in the first bus cycle is the same even address as the address specified in the second bus cycle.)

WD: 16-bit write data

BA: Highest-order block address (must be an even address)

X: Given even address in the user ROM area

xx: High-order 8 bits of command code (ignored)

NOTE:

1. Blocks 0 to 12 can be erased by the erase all unlocked block command.

Block A cannot be erased. The block erase command must be used to erase the block A.

21.3.5.1 Read Array Command (FFh)

The read array command reads the flash memory.

By writing command code xxFFh in the first bus cycle, read array mode is entered. Content of a specified address can be read in 16-bit unit after the next bus cycle.

The MCU remains in read array mode until another command is written. Therefore, contents from multiple addresses can be read consecutively.

21.3.5.2 Read Status Register Command (70h)

The read status register command reads the status register (refer to 21.3.7 Status Register (SRD Register) for detail).

By writing command code xx70h in the first bus cycle, the status register can be read in the second bus cycle. Read an even address in the user ROM area.

Do not execute this command in EW1 mode.

21.3.5.3 Clear Status Register Command (50h)

The clear status register command clears the status register.

By writing xx50h in the first bus cycle, bits FMR07 to FMR06 in the FMR0 register are set to 00b and bits SR5 to SR4 in the status register are set to 00b.



21.3.5.4 Program Command (40h)

The program command writes 2-byte data to the flash memory.

By writing xx40h in the first bus cycle and data to the write address in the second bus cycle, an auto-program operation (data program and verify) will start. The address value specified in the first bus cycle must be the same even address as the write address specified in the second bus cycle.

The FMR00 bit in the FMR0 register indicates whether an auto-program operation has been completed. The FMR00 bit is set to 0 (busy) during auto-programming and to 1 (ready) when an auto-program operation is completed.

After the completion of an auto-program operation, the FMR06 bit in the FMR0 register indicates whether or not the auto-program operation has been completed as expected. (Refer to **21.3.8 Full Status Check.**)

An address that is already written cannot be altered or rewritten.

Figure 21.8 shows a flow chart of the Program Command.

The lock bit protects each block from being programmed inadvertently. (Refer to **21.3.6 Data Protect Function.**)

In EW1 mode, do not execute this command on the block where the rewrite control program is allocated. In EW0 mode, the MCU enters read status register mode as soon as an auto-program operation starts. The status register can be read. The SR7 bit in the status register is set to 0 at the same time an auto-program operation starts. It is set to 1 when auto-program operation is completed. The MCU remains in read status register mode until the read array command is written. After completion of an auto-program operation, the status register indicates whether or not the auto-program operation has been completed as expected.




Figure 21.8 Program Command

21.3.5.5 Block Erase Command

The block erase command erases each block.

By writing xx20h in the first bus cycle and xxD0h to the highest-order even address of a block in the second bus cycle, an auto-erase operation (erase and verify) will start in the specified block.

The FMR00 bit in the FMR0 register indicates whether an auto-erase operation has been completed.

The FMR00 bit is set to 0 (busy) during auto-erasure and to 1 (ready) when the auto-erase operation is completed.

After the completion of an auto-erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto-erase operation has been completed as expected. (Refer to **21.3.8 Full Status Check**.) Figure 21.9 shows a flow chart of the Block Erase Command.

The lock bit protects each block from being programmed inadvertently. (Refer to **21.3.6 Data Protect Function**.)

In EW1 mode, do not execute this command on the block where the rewrite control program is allocated. In EW0 mode, the MCU enters read status register mode as soon as an auto-erase operation starts. The status register can be read. The SR7 bit in the status register is set to 0 at the same time an auto-erase operation starts. It is set to 1 when an auto-erase operation is completed. The MCU remains in read status register mode until the read array command or read lock bit status command is written. Also execute the clear status register command and block erase command at least 3 times until an erase error is not generated when an erase error is generated.




Figure 21.9 Block Erase Command

21.3.5.6 Erase All Unlocked Block

The erase all unlocked block command erases all blocks except the block A.

By writing xxA7h in the first bus cycle and xxD0h in the second bus cycle, an auto-erase (erase and verify) operation will run continuously in all blocks except the block A.

The FMR00 bit in the FMR0 register indicates whether an auto-erase operation has been completed. After the completion of an auto-erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto-erase operation has been completed as expected.

The lock bit can protect each block from being programmed inadvertently. (Refer to **21.3.6 Data Protect Function**.)

In EW1 mode, do not execute this command when the lock bit for any block storing the rewrite control program is set to 1 (unlocked) or when the FMR02 bit in the FMR0 register is set to 1 (lock bit disabled). In EW0 mode, the MCU enters read status register mode as soon as an auto-erase operation starts. The status register can be read. The SR7 bit in the status register is set to 0 (busy) at the same time an auto-erase operation starts. It is set to 1 (ready) when an auto-erase operation is completed. The MCU remains in read status register mode until the read array command or read lock bit status command is written.

Only blocks 0 to 12 can be erased by the erase all unlocked block command. The block A cannot be erased. Use the block erase command to erase the block A.

21.3.5.7 Lock Bit Program Command

The lock bit program command sets the lock bit for a specified block to 0 (locked).

By writing xx77h in the first bus cycle and xxD0h to the highest-order even address of a block in the second bus cycle, the lock bit for the specified block is set to 0. The address value specified in the first bus cycle must be the same highest-order even address of a block specified in the second bus cycle.

Figure 21.10 shows a flow chart of the Lock Bit Program Command. Execute read lock bit status command to read lock bit state (lock bit data).

The FMR00 bit in the FMR0 register indicates whether a lock bit program operation is completed.

Refer to 21.3.6 Data Protect Function for details on lock bit functions and how to set it to 1 (unlocked).




Figure 21.10 Lock Bit Program Command



21.3.5.8 Read Lock Bit Status Command (71h)

The read lock bit status command reads the lock bit state of a specified block.

By writing xx71h in the first bus cycle and xxD0h to the highest-order even address of a block in the second bus cycle, the FMR16 bit in the FMR1 register stores information on whether or not the lock bit of a specified block is locked. Read the FMR16 bit after the FMR00 bit in the FMR0 register is set to 1 (ready).

Figure 21.11 shows a flow chart of the Read Lock Bit Status Command.




Figure 21.11 Read Lock Bit Status Command

21.3.6 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR02 bit in the FMR0 register to 0 (lock bit enabled). The lock bit allows each block to be individually protected (locked) against program and erase. This helps prevent data from being inadvertently written to or erased from the flash memory.

- When the lock bit status is set to 0, the block is locked (block is protected against program and erase).
- When the lock bit status is set to 1, the block is not locked (block can be programmed or erased).

The lock bit status is set to 0 (locked) by executing the lock bit program command and to 1 (unlocked) by erasing the block. The lock bit status cannot be set to 1 by any commands.

The lock bit status can be read by the read lock bit status command.

The lock bit function is disabled by setting the FMR02 bit to 1 (lock bit disabled). All blocks are unlocked. However, individual lock bit status remains unchanged. The lock bit function is enabled by setting the FMR02 bit to 0. Lock bit status is retained.

If the block erase or erase all unlocked block command is executed while the FMR02 bit is set to 1, the target block or all blocks are erased regardless of lock bit status. The lock bit status of each block are set to 1 after an erase operation is completed.

Refer to 21.3.5 Software Commands for details on each command.

21.3.7 Status Register (SRD Register)

The status register indicates the operating status of the flash memory and whether or not an erase or program operation is completed as expected. Bits FMR00, FMR06, and FMR07 in the FMR0 register indicate status register states.

Table 21.5 shows the Status Register.

In EW0 mode, the status register can be read when the followings occur.

- · Given even address in the user ROM area is read after writing the read status register command.
- Given even address in the user ROM area is read from when the program, block erase, erase all
 unlocked block, or lock bit program command is executed until when the read array command is
 executed.

21.3.7.1 Sequencer Status (Bits SR7 and FMR00)

The sequencer status indicates the operating status of the flash memory. It is set to 0 while the program, block erase, erase all unlocked block, lock bit program, or read lock bit status command is being executed; otherwise, it is set to 1.

21.3.7.2 Erase Status (Bits SR5 and FMR07)

Refer to 21.3.8 Full Status Check.

21.3.7.3 Program Status (Bits SR4 and FMR06)

Refer to 21.3.8 Full Status Check.



Table 21.5 Status Register

Bits in Status	Bits in FMR0	Ctatua Nama	Cont	ents	Value after
Register	Register	Status Name	0	1	Reset
SR0 (D0)	-	Reserved	-	-	-
SR1 (D1)	-	Reserved	-	-	-
SR2 (D2)	-	Reserved	-	-	-
SR3 (D3)	-	Reserved	-	-	-
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR6 (D6)	-	Reserved	-	-	-
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1

D0 to D7: These data bus are read when the read status register command is executed. NOTE:

1. Bits FMR06 (SR4) and FMR07 (SR5) are set to 0 by executing the clear status register command. When the FMR06 bit (SR4) or FMR07 bit (SR5) is set to 1, the program, block erase, erase all unlocked block and lock bit program commands are not accepted.

21.3.8 Full Status Check

If an error occurs when a program or erase operation is completed, the FMR06, FMR07 bits in the FMR0 register are set to 1, indicating a specific error. Therefore, execution results can be confirmed by checking these bits (full status check).

Table 21.6 lists the Errors and FMR0 Register Status. Figure 21.12 shows a flow chart of the Full Status Check and Handling Procedure for Each Error.

Table 21.6 Errors and FMR0 Register Status

FRM00 Register (Status Register) Status		Error	Error Occurrence Conditions				
FMR07 Bit (SR5)	FMR06 Bit (SR4)						
1	1	Command	Command is written incorrectly				
		Sequence	• A value other than xxD0h or xxFFh is written in the second bus				
		error	cycle of the lock bit program, block erase or erase all unlocked				
			block command (1)				
1	0	Erase error	• The block erase command is executed on a locked block (2)				
			•The block erase or erase all unlocked block command is				
			executed on an unlock block and auto-erase operation is not				
			completed as expected				
0	1	Program error	• The program command is executed on locked blocks (2)				
			•The program command is executed on unlocked blocks and				
			auto-program operation is not completed as expected				
			• The lock bit program command is executed but program				
			operation is not completed as expected				

- 1. The flash memory enters read array mode by writing command code xxFFh in the second bus cycle of these commands. The command code written in the first bus cycle becomes invalid.
- 2. When the FMR02 bit in the FMR0 register is set to 1 (lock bit disabled), no error occurs even under the conditions above.






Figure 21.12 Full Status Check and Handling Procedure for Each Error

21.4 Standard Serial I/O Mode

In standard serial I/O mode, the serial programmer supporting the M16C/6N Group (M16C/6NK, M16C/6NM) can be used to rewrite the flash memory user ROM area in the MCU mounted on a board. For more information about the serial programmer, contact your serial programmer manufacturer. Refer to the user's manual included with your serial programmer for instructions.

Table 21.7 lists the Pin Functions in Standard Serial I/O Mode. Figures 21.13 and 21.14 show the Pin Connections in Standard Serial I/O Mode.

21.4.1 ID Code Check Function

The ID code check function determines whether the ID codes sent from the serial programmer matches those written in the flash memory. (Refer to 21.2 Functions to Prevent Flash Memory from Rewriting.)



Table 21.7 Pin Functions in Standard Serial I/O Mode

Pin	Name	I/O	Description
VCC1, VCC2, VSS	Power supply		Apply the Flash Program, Erase Voltage to VCC1 pin and VCC2 to
	input		VCC2 pin. The VCC apply condition is that VCC2 = VCC1.
			Apply 0 V to VSS pin.
CNVSS	CNVSS	- 1	Connect to VCC1 pin.
RESET	Reset input	- 1	Reset input pin. While RESET pin is "L" level, input 20 cycles or
			longer clock to XIN pin.
XIN	Clock input	- 1	Connect a ceramic resonator or crystal oscillator between XIN and
XOUT	Clock output	0	XOUT pins. To input an externally generated clock, input it to XIN
			pin and open XOUT pin.
BYTE	BYTE	I	Connect this pin to VCC1 or VSS.
AVCC, AVSS	Analog power		Connect AVCC to VCC1 and AVSS to VSS, respectively.
	supply input		
VREF	Reference	I	Enter the reference voltage for A/D and D/A converters from this
	voltage input		pin.
P0_0 to P0_7	Input port P0	I	Input "H" or "L" level signal or open.
P1_0 to P1_7	Input port P1	I	Input "H" or "L" level signal or open.
P2_0 to P2_7	Input port P2	I	Input "H" or "L" level signal or open.
P3_0 to P3_7	Input port P3	I	Input "H" or "L" level signal or open.
P4_0 to P4_7	Input port P4	- 1	Input "H" or "L" level signal or open.
P5_0	CE input	I	Input "H" level signal.
P5_1 to P5_4,	Input port P5	I	Input "H" or "L" level signal or open.
P5_6, P5_7			
P5_5	EPM input	I	Input "L" level signal.
P6_0 to P6_3	Input port P6	I	Input "H" or "L" level signal or open.
P6_4/RTS1	BUSY output	0	Standard serial I/O mode 1: BUSY signal output pin
			Standard serial I/O mode 2: Monitors the boot program operation
			check signal output pin.
P6_5/CLK1	SCLK input	I	Standard serial I/O mode 1: Serial clock input pin.
			Standard serial I/O mode 2: Input "L".
P6_6/RXD1	RXD input	I	Serial data input pin
P6_7/TXD1	TXD output	0	Serial data output pin (1)
P7_0 to P7_7	Input port P7	ı	Input "H" or "L" level signal or open.
P8_0 to P8_3,	Input port P8	1	Input "H" or "L" level signal or open.
P8_6, P8_7			
P8_4	P8_4 input	- 1	Input "L" level signal. (2)
P8_5/NMI	NMI input	- 1	Connect this pin to VCC1.
P9_0 to P9_4, P9_7	Input port P9	I	Input "H" or "L" level signal or open.
P9_5/CRX0	CRX input	ı	Input "H" or "L" level signal or connect to a CAN transceiver.
P9_6/CTX0	CTX output	0	Input "H" level signal, open or connect to a CAN transceiver.
P10_0 to P10_7	Input port P10	ı	Input "H" or "L" level signal or open.
P11_0 to P11_7 (3)	Input port P11	ı	Input "H" or "L" level signal or open.
P12_0 to P12_7 (3)	Input port P12	ı	Input "H" or "L" level signal or open.
P13_0 to P13_7 (3)	Input port P13	ı	Input "H" or "L" level signal or open.
1 10_0 10 1 10_7			1 b

- 1. When using standard serial I/O mode, It is necessary to input "H" to the TXD1(P6_7) pin while the RESET pin is "L". Therefore, the internal pull-up is enabled for the TXD1(P6_7) pin while the RESET pin is "L".
- 2. When using standard serial I/O mode, pins P0_0 to P0_7, P1_0 to P1_7 may become undefined while the P8_4 pin is "H" and the RESET pin is "L". If this causes a problem, apply "L" to the P8_4 pin.
- 3. The pins P11 to P14 are only in the 128-pin version.






Figure 21.13 Pin Connections in Standard Serial I/O Mode (1)




Figure 21.14 Pin Connections in Standard Serial I/O Mode (2)

21.4.2 Example of Circuit Application in Standard Serial I/O Mode

Figures 21.15 and 21.16 show the Circuit Application in Standard Serial I/O Mode 1 and Mode 2. Refer to the user's manual of your serial programmer to handle pins controlled by a serial programmer.

Note that when using standard serial I/O mode 2, make sure a main clock input oscillation frequency is set to 5 MHz, 10 MHz, or 16 MHz.




Figure 21.15 Circuit Application in Standard Serial I/O Mode 1




Figure 21.16 Circuit Application in Standard Serial I/O Mode 2

21.5 Parallel I/O Mode

In parallel I/O mode, the user ROM area and the boot ROM area can be rewritten by a parallel programmer supporting the M16C/6N Group (M16C/6NK, M16C/6NM). Contact your parallel programmer manufacturer for more information on the parallel programmer. Refer to the user's manual included with your parallel programmer for instructions.

21.5.1 User ROM and Boot ROM Areas

An erase block operation in the boot ROM area is applied to only one 4-Kbyte block. The rewrite control program in standard serial I/O and CAN I/O modes are written in the boot ROM area before shipment. Do not rewrite the boot ROM area if using the serial programmer.

In parallel I/O mode, the boot ROM area is located in addresses 0FF000h to 0FFFFh. Rewrite this address range only if rewriting the boot ROM area. (Do not access addresses other than addresses 0FF000h to 0FFFFh.)

21.5.2 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read and rewritten in parallel I/O mode. (Refer to 21.2 Functions to Prevent Flash Memory from Rewriting.)



21.6 CAN I/O Mode

In CAN I/O mode, the CAN programmer supporting the M16C/6N Group (M16C/6NK, M16C/6NM) can be used to rewrite the flash memory user ROM area in the MCU mounted on a board. For more information about the CAN programmer, contact your CAN programmer manufacturer. Refer to the user's manual included with your CAN programmer for instructions.

Table 21.8 lists pin functions for CAN I/O mode. Figures 21.17 and 21.18 show pin connections in CAN I/O mode.

21.6.1 ID Code Check Function

The ID code check function determines whether the ID codes sent from the CAN programmer matches those written in the flash memory. (Refer to **21.2 Functions to Prevent Flash Memory from Rewriting**.)

Table 21.8 Pin Functions for CAN I/O Mode

Pin	Name	I/O	Description
VCC1, VCC2, VSS	Power supply		Apply the Flash Program, Erase Voltage to VCC1 pin and VCC2 to
	input		VCC2 pin. The VCC apply condition is that VCC2 = VCC1. Apply 0
			V to VSS pin.
CNVSS	CNVSS	I	Connect to VCC1 pin.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input 20 cycles or
			longer clock to XIN pin.
XIN	Clock input	ı	Connect a ceramic resonator or crystal oscillator between XIN and
XOUT	Clock output	0	XOUT pins. To input an externally generated clock, input it to XIN
	·		pin and open XOUT pin.
BYTE	BYTE	I	Connect this pin to VCC1 or VSS.
AVCC, AVSS	Analog power		Connect AVCC to VCC1 and AVSS to VSS, respectively.
	supply input		
VREF	Reference	ı	Enter the reference voltage for A/D and D/A converters from this
	voltage input		pin.
P0_0 to P0_7	Input port P0	ı	Input "H" or "L" level signal or open.
P1_0 to P1_7	Input port P1	ı	Input "H" or "L" level signal or open.
P2_0 to P2_7	Input port P2	ı	Input "H" or "L" level signal or open.
P3_0 to P3_7	Input port P3	ı	Input "H" or "L" level signal or open.
P4_0 to P4_7	Input port P4	ı	Input "H" or "L" level signal or open.
P5_0	CE input	ı	Input "H" level signal.
P5_1 to P5_4,	Input port P5	I	Input "H" or "L" level signal or open.
P5_6, P5_7			
P5_5	EPM input	I	Input "L" level signal.
P6_0 to P6_4, P6_6	Input port P6	ı	Input "H" or "L" level signal or open.
P6_5/CLK1	SCLK input	ı	Input "L" level signal.
P6_7/TXD1	TXD output	0	Input "H" level signal.
P7_0 to P7_7	Input port P7	ı	Input "H" or "L" level signal or open.
P8_0 to P8_3,	Input port P8	I	Input "H" or "L" level signal or open.
P8_6, P8_7			
P8_4	P8_4 Input	I	Input "L" level signal. (1)
P8_5/NMI	NMI input	I	Connect this pin to VCC1.
P9_0 to P9_4, P9_7	Input port P9	ı	Input "H" or "L" level signal or open.
P9_5/CRX0	CRX input	ı	Connect to a CAN transceiver.
P9_6/CTX0	CTX output	0	Connect to a CAN transceiver.
P10_0 to P10_7	Input port P10	I	Input "H" or "L" level signal or open.
P11_0 to P11_7 (2)	Input port P11	ı	Input "H" or "L" level signal or open.
P12_0 to P12_7 (2)	Input port P12	ı	Input "H" or "L" level signal or open.
P13_0 to P13_7 (2)	Input port P13	ı	Input "H" or "L" level signal or open.
P14_0, P14_1 (2)	Input port P14	ı	Input "H" or "L" level signal or open.
NOTES:			

^{2.} The pins P11 to P14 are only in the 128-pin version.



^{1.} When using CAN I/O mode, pins P0_0 to P0_7, P1_0 to P1_7 may become undefined while the P8_4 pin is "H" and the RESET pin is "L". If this causes a problem, apply "L" to the P8_4 pin.




Figure 21.17 Pin Connections in CAN I/O Mode (1)




Figure 21.18 Pin Connections in CAN I/O Mode (2)

21.6.2 Example of Circuit Application in CAN I/O Mode

Figure 21.19 shows the Circuit Application in CAN I/O Mode. Refer to the user's manual of your CAN programmer to handle pins controlled by a CAN programmer.




Figure 21.19 Circuit Application in CAN I/O Mode

22. Electrical Characteristics

22.1 Electrical Characteristics (Normal-ver.)

Table 22.1 Absolute Maximum Ratings

		Parameter	Condition	Rated Value	Unit
Supply vo	ltage (VC	C1 = VCC2)	VCC = AVCC	-0.3 to 6.5	V
Analog su	ipply volta	age	VCC = AVCC	-0.3 to 6.5	V
Input	RESET,	CNVSS, BYTE,		-0.3 to VCC+0.3	V
voltage	P0_0 to	P0_7, P1_0 to P1_7, P2_0 to P2_7,			
	P3_0 to	P3_7, P4_0 to P4_7, P5_0 to P5_7,			
	P6_0 to F	P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_7,			
	P9_0, P	9_2 to P9_7, P10_0 to P10_7,			
	P11_0 to	P11_7, P12_0 to P12_7, P13_0 to P13_7,			
	P14_0,	P14_1, VREF, XIN			
	P7_1, P	9_1		-0.3 to 6.5	V
Output	P0_0 to	P0_7, P1_0 to P1_7, P2_0 to P2_7,		-0.3 to VCC+0.3	V
voltage	P3_0 to	P3_7, P4_0 to P4_7, P5_0 to P5_7,			
	P6_0 to	P6_7, P7_0, P7_2 to P7_7,			
	P8_0 to I	P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7,			
	P10_0 to	P10_7, P11_0 to P11_7, P12_0 to P12_7,			
	P13_0 to	P13_7, P14_0, P14_1, XOUT			
	P7_1, P	9_1		-0.3 to 6.5	V
Power dis	sipation		Topr = 25°C	700	mW
Operating	ambient	During MCU operation		-40 to 85	°C
temperatu	ıre	During flash memory program and		0 to 60	1
		erase operation			
Storage to	emperatu	re		-65 to 150	°C
	Supply vo Analog su Input voltage Output voltage Power dis Operating temperatu	Supply voltage (VC Analog supply volta Input RESET, voltage P0_0 to P3_0 to P6_0 to F P9_0, P P11_0 to P14_0, I P7_1, P Output P0_0 to voltage P3_0 to P6_0 to P8_0 to F P10_0 to P13_0 to P13_0 to P7_1, P Power dissipation Operating ambient temperature	Supply voltage (VCC1 = VCC2) Analog supply voltage Input RESET, CNVSS, BYTE, voltage P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7,	Supply voltage (VCC1 = VCC2)	Supply voltage (VCC1 = VCC2)

^{1.} Ports P11 to P14 are only in the 128-pin version.

Table 22.2 Recommended Operating Conditions (1) (1)

Symbol		Parameter		Lloit		
Symbol		Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply volta	ge (VCC1 = VCC2)	3.0	5.0	5.5	V
AVcc	Analog supp	·		Vcc		V
Vss	Supply volta	ge		0		V
AVss	Analog supp	ly voltage		0		V
VIH	HIGH input	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7,	0.8 Vcc		Vcc	V
	voltage	P7_0, P7_2 to P7_7, P8_0 to P8_7, P9_0, P9_2 to P9_7,				
		P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0				
		to P13_7, P14_0, P14_1,				
		XIN, RESET, CNVSS, BYTE				
		P7_1, P9_1	0.8 Vcc		6.5	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0.8 Vcc		Vcc	V
		(During single-chip mode)				
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0.5 Vcc		Vcc	
		(Data input during memory expansion and microprocessor modes)				
VIL	LOW input	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7,	0		0.2 Vcc	V
l	voltage	P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to				V
		P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,				
		P14_0, P14_1, XIN, RESET, CNVSS, BYTE				
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0		0.2 Vcc	V
		(During single-chip mode)				
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0		0.16 Vcc	V
		(Data input during memory expansion and microprocessor modes)				
IOH(peak)	HIGH peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-10.0	mA
	output current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to				
		P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7,				
		P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0				
		to P13_7, P14_0, P14_1				
IOH(avg)		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-5.0	mA
	output current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to				
		P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7,				
		P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0				
		to P13_7, P14_0, P14_1				
IOL(peak)	LOW peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			10.0	mA
	output current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,				
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,				
_		P14_0, P14_1				
OL(avg)	1	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			5.0	mA
	output current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,				
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,				
NOTES:		P14_0, P14_1				

- 1. Referenced to VCC = 3.0 to 5.5 V at Topr = -40 to 85° C unless otherwise specified.
- 2. Average output current values during 100 ms period.
- 3. The total IoL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be 80 mA max.

The total IoL(peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80 mA max.

The total IOH(peak) for ports P0, P1, and P2 must be -40 mA max.

The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40 mA max.

The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40 mA max.

The total $I_{OH(peak)}$ for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40 mA max.


4. P11 to P14 are only in the 128-pin version.



Table 22.3 Recommended Operating Conditions (2) (1)

Cy made al		Dawa				Standard		Limit
Symbol		ock input oscillation No wait Mask ROM version No wait	Max.	- Unit				
f(XIN)	Main clock input oscillation	No wait	Mask ROM version	VCC = 3.0 to 5.5 V	0		16	MHz
	frequency (2) (3) (4)		Flash memory version					
f(XCIN)	Sub clock oscillation free	quency				32.768	50	kHz
f(Ring)	On-chip oscillation frequ	n-chip oscillation frequency						MHz
f(PLL)	PLL clock oscillation frequency						24	MHz
f(BCLK)	CPU operation clock	VCC = 3.0 to 5.5 V	0		24	MHz		
tsu(PLL)	PLL frequency synthesiz	zer stabi	ilization wait time				20	ms
f(ripple)	Power supply ripple allow	wable fr	equency (VCC)				10	kHz
V _{P-P(ripple)}	Power supply ripple allov	vable ar	nplitude voltage	VCC = 5 V			0.5	V
				VCC = 3 V			0.3	1
V _{CC(ΔV/ΔT)}	Power supply ripple risin	ng/falling	g gradient	VCC = 5 V			0.3	V/ms
				VCC = 3 V			0.3	

- 1. Referenced to VCC = 3.0 to 5.5 V at Topr = -40 to 85°C unless otherwise specified.
- 2. Relationship between main clock oscillation frequency and supply voltage is shown right.
- 3. Execute program/erase of flash memory by VCC = 3.3 ± 0.3 V or VCC = 5.0 ± 0.5 V.
- 4. When using 16 MHz and over, use PLL clock. PLL clock oscillation frequency which can be used is 16 MHz, 20 MHz or 24 MHz.






Figure 22.1 Voltage Fluctuation Timing

Table 22.4 Electrical Characteristics (1) (1)

VCC = 5V

					_	A		
Symbol		Pa	rameter	Measuring Condition	Min.	tandar Typ.	d Max.	Unit
Vон	HIGH output voltage	P3_0 to P P6_0 to P6 P8_6, P8_7 P11_0 to P P14_0, P1			Vcc-2.0		Vcc	V
Vон	HIGH output voltage	P3_0 to P P6_0 to P6 P8_6, P8_7	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, _7, P7_0, P7_2 to P7_7, P8_0 to P8_4, 7, P9_0, P9_2 to P9_7, P10_0 to P10_7, 11_7, P12_0 to P12_7, P13_0 to P13_7, 4_1		Vcc-0.3		Vcc	V
Vон	HIGH output	XOUT	HIGHPOWER	Iон = −1 mA	3.0		Vcc	V
	voltage		LOWPOWER	Iон = −0.5 mA	3.0		Max. Vcc	
	HIGH output	XCOUT	HIGHPOWER	With no load applied		2.5	Max. Vcc Vcc	V
	voltage		LOWPOWER	With no load applied		1.6		.,
Vol	LOW output voltage	P3_0 to P P6_0 to P P8_6, P8_	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_4, _7, P9_0 to P9_7, P10_0 to P10_7, 11_7, P12_0 to P12_7, P13_0 to P13_7, 4_1				2.0	V
VoL	LOW output voltage	P0_0 to P P3_0 to P P6_0 to P P8_6, P8_	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_4, _7, P9_0 to P9_7, P10_0 to P10_7, 11_7, P12_0 to P12_7, P13_0 to P13_7,	·			0.45	V
Vol	LOW output	XOUT	HIGHPOWER	IoL = 1 mA				V
	voltage		LOWPOWER	IoL = 0.5 mA			2.0	
	LOW output voltage	XCOUT	HIGHPOWER LOWPOWER	With no load applied With no load applied		0		V
V _T +-V _T -	Hysteresis	INTO to IN	\overline{Y} , TA0IN to TA4IN, TB0IN to TB5IN, IT8, NMI, ADTRG, CTS0 to CTS2, CCL2, SDA0 to SDA2, CLK0 to CLK6, TA4OUT, $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$, RXD0 to RXD2,		0.2	0	1.0	V
V _T +-V _T -	Hysteresis	RESET			0.2		2.5	V
Іін	HIGH input current	P3_0 to P P6_0 to P P9_0 to P9 P12_0 to P XIN, RESE	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_7, \u2227, P10_0 to P10_7, P11_0 to P11_7, 12_7, P13_0 to P13_7, P14_0, P14_1, \u2227, CNVSS, BYTE					μА
l _{IL}	LOW input current	P3_0 to P P6_0 to P P9_0 to P9 P12_0 to P XIN, RESE	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_7, 1_7, P10_0 to P10_7, P11_0 to P11_7, 12_7, P13_0 to P13_7, P14_0, P14_1, ET, CNVSS, BYTE					μА
RPULLUP	Pull-up resistance	P3_0 to P P6_0 to P6 P8_6, P8_7 P11_0 to P P14_0, P1			30	50	170	kΩ
RfXIN	Feedback resis		XIN			1.5		MΩ
Rfxcin	Feedback resis		XCIN	At stop mode	2.0	15		MΩ V
V _{RAM} NOTES:	RAM retention	vonage		Tur stoh mode	2.0			V

^{1.} Referenced to VCC = 4.2 to 5.5 V, VSS = 0 V at Topr = -40 to 85° C, f(BCLK) = 24 MHz unless otherwise specified.

^{2.} P11 to P14, INT6 to INT8, CLK5, CLK6, SIN5, and SIN6 are only in the 128-pin version.

Table 22.5 Electrical Characteristics (2) (1)

Symbol	Pa	rameter	Moasur	ing Condition	S	tandar	d	Unit
-				_	Min.	Тур.	Max.	
Icc	Power supply	In single-chip mode,	Mask ROM	f(BCLK) = 24 MHz,		21	37	mA
	current	the output pins are		PLL operation,				
	(VCC = 3.0 to 5.5 V)			No division				
		are VSS.		On-chip oscillation,		1		mA
				No division				
			Flash memory	f(BCLK) = 24 MHz,		23	39	mA
				PLL operation,				
				No division				
				On-chip oscillation,		1.8		mA
				No division				
			Flash memory	f(BCLK) = 10 MHz,		15		mA
			program	VCC = 5 V				
			Flash memory	f(BCLK) = 10 MHz,		25		mA
			erase	VCC = 5 V				
			Mask ROM	f(BCLK) = 32 kHz,		25		μΑ
				Low power dissipation				
				mode, ROM (2)				
			Flash memory	f(BCLK) = 32 kHz,		25		μΑ
				Low power dissipation				
				mode, RAM (2)				
				f(BCLK) = 32 kHz,		420		μΑ
				Low power dissipation				
				mode,				
				Flash memory (2)				
			Mask ROM	On-chip oscillation,		50		μΑ
			Flash memory	Wait mode				
				f(BCLK) = 32 kHz,		8.5		μΑ
				Wait mode (3),				
				Oscillation capacity High				
				f(BCLK) = 32 kHz,		3.0		μΑ
				Wait mode (3),				
				Oscillation capacity Low				
				Stop mode,		0.8	3.0	μΑ
				Topr = 25°C				

- 1. Referenced to VCC = 3.0 to 5.5 V, VSS = 0 V at Topr = -40 to 85°C, f(BCLK) = 24 MHz unless otherwise specified.
- 2. This indicates the memory in which the program to be executed exists.
- 3. With one timer operated using fC32.

Table 22.6 A/D Conversion Characteristics (1)

Symbol	Paran	notor.		Magazzing Condition	5	Standar	ď	Unit
Syllibol	Faiaii	ietei		Measuring Condition	Min.	Тур.	Max.	Unit
_	Resolution		VREF :	= VCC			10	Bit
INL	Integral	10 bits	VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±3	LSB
	nonlinearity		= VCC	ANO_0 to ANO_7 input, AN2_0 to AN2_7 input				
	error		= 5 V	External operation amp connection mode			±7	LSB
			VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±5	LSB
			= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
			= 3.3 V	External operation amp connection mode			±7	LSB
		8 bits	VREF :	= AVCC = VCC = 3.3 V			±2	LSB
_	Absolute	10 bits	VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±3	LSB
	accuracy		= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
			= 5 V	External operation amp connection mode			±7	LSB
			VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±5	LSB
			= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
			= 3.3 V	External operation amp connection mode			±7	LSB
		8 bits	VREF :	= AVCC = VCC = 3.3 V			±2	LSB
DNL	Differential nor	linearity error					±1	LSB
_	Offset error						±3	LSB
_	Gain error						±3	LSB
RLADDER	Resistor ladde	r	VREF :	= VCC	10		40	kΩ
tconv	10-bit conversi	on time,	VREF :	= VCC = 5 V, φAD = 10 MHz	3.3			μs
	sample & hold	available						
	8-bit conversion	on time,	VREF :	= VCC = 5 V, φAD = 10 MHz	2.8			μs
	sample & hold	available						
t samp	Sampling time				0.3			μs
V _{REF}	Reference volt	age			2.0		Vcc	V
VIA	Analog input v	oltage			0		VREF	V

- 1. Referenced to VCC = AVCC = VREF = 3.3 to 5.5 V, VSS = AVSS = 0 V, -40 to 85°C unless otherwise specified.
- 2. ϕAD frequency must be 10 MHz or less.
- 3. When sample & hold is disabled, ϕ AD frequency must be 250 kHz or more in addition to a limit of NOTE 2. When sample & hold is enabled, ϕ AD frequency must be 1 MHz or more in addition to a limit of NOTE 2.

Table 22.7 D/A conversion Characteristics (1)

Symbol	Parameter	Measuring Condition	S	tandar	d	Unit
Syllibol	Falailletei	Measuring Condition	Min.	Тур.		Offic
_	Resolution				8	Bits
_	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
Ivref	Reference power supply input current	(NOTE 2)			1.5	mA

- 1. Referenced to VCC = AVCC = VREF = 3.3 to 5.5 V, VSS = AVSS = 0 V, -40 to 85°C unless otherwise specified.
- 2. This applies when using one D/A converter, with the DAi register (i = 0, 1) for the unused D/A converter set to 00h. The resistor ladder of the A/D converter is not included. Also, the IVREF will flow even if VREF is disconnected by the ADCON1 register.



Table 22.8 Flash Memory Version Electrical Characteristics (1)

Symbol	Paramete	r		Standard		Unit
Symbol	Farameter		Min.	Тур.	Max.	Offic
-	Programming and erasure endurance (2)		100			cycle
-	Word program time (VCC = 5.0	V)		25	200	μs
-	Lock bit program time			25	200	μs
-	Block erase time	4-Kbyte block		0.3	4	s
	(VCC = 5.0 V)	8-Kbyte block		0.3	4	S
		32-Kbyte block		0.5	4	S
		64-Kbyte block		0.8	4	S
-	Erase all unlocked blocks time				4 × n (3)	s
tps	Flash memory circuit stabilization	on wait time			15	μs

- 1. Referenced to VCC = 4.5 to 5.5 V, 3.0 to 3.6 V, Topr = 0 to 60°C unless otherwise specified.
- 2. Programming and erasure endurance refers to the number of times a block erase can be performed. If the programming and erasure endurance is n (n = 100), each block can be erased n times. For example, if a 4-Kbyte block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one programming and erasure endurance. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).
- 3. n denotes the number of blocks to erase.

Table 22.9 Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60°C)

Flash Program, Erase Voltage	Flash Read Operation Voltage
$VCC = 3.3 \pm 0.3 \text{ V or } 5.0 \pm 0.5 \text{ V}$	VCC = 3.0 to 5.5 V

Table 22.10 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring	Standard		Unit		
Symbol	ymbol Farameter		Condition Min. Ty		Max.		
t _{d(P-R)}	Time for internal power supply stabilization during powering-on	VCC = 3.0 to 5.5 V			2	ms	
td(R-S)	STOP release time				150	μs	
td(W-S)	Low power dissipation mode wait mode release time				150	μs	




Figure 22.2 Power Supply Circuit Timing Diagram

Timing Requirements

VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.11 External Clock Input (XIN Input)

Symbol	Parameter	Standard	Unit	
Symbol	Faranielei	Min.	Max.	Offic
tc	External clock input cycle time	62.5		ns
t _{w(H)}	External clock input HIGH pulse width	25		ns
t _{w(L)}	External clock input LOW pulse width	25		ns
tr	External clock rise time		15	ns
tf	External clock fall time		15	ns

Table 22.12 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Stan	dard	Unit
Symbol	rafameter	Min.	Max.	Onn
tac1(RD-DB)	Data input access time (for setting with no wait)		(NOTE 1)	ns
tac2(RD-DB)	Data input access time (for setting with wait)		(NOTE 2)	ns
tac3(RD-DB)	Data input access time (when accessing multiplexed bus area)		(NOTE 3)	ns
tsu(DB-RD)	Data input setup time	40		ns
tsu(RDY-BCLK)	RDY input setup time	30		ns
tsu(HOLD-BCLK)	HOLD input setup time	40		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK-RDY)	RDY input hold time	0		ns
th(BCLK-HOLD)	HOLD input hold time	0		ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}}$$
 - 45 [ns]

2. Calculated according to the BCLK frequency as follows:

$$\frac{(\text{n}-0.5)\times 10^9}{\text{f(BCLK)}} - 45 \text{ [ns]} \qquad \text{n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{(\text{n}-0.5)\times 10^9}{\text{f(BCLK)}}$$
 – 45 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

Timing Requirements

VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.13 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
	Faranielei	Min.	Max.	Offic
tc(TA)	TAIIN input cycle time	100		ns
tw(TAH)	TAIIN input HIGH pulse width	40		ns
tw(TAL)	TAilN input LOW pulse width	40		ns

Table 22.14 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard		Unit
	Falaillelei	Min.	Max.	Offic
tc(TA)	TAiIN input cycle time	400		ns
tw(TAH)	TAilN input HIGH pulse width	200		ns
tw(TAL)	TAIIN input LOW pulse width	200		ns

Table 22.15 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard	Unit	
	Farameter	Min.	Max.	Offic
t _{c(TA)}	TAilN input cycle time	200		ns
tw(TAH)	TAilN input HIGH pulse width	100		ns
tw(TAL)	TAilN input LOW pulse width	100		ns

Table 22.16 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	Standard	
	Farameter	Min.	Max.	Unit
tw(TAH)	TAiIN input HIGH pulse width	100		ns
tw(TAL)	TAIIN input LOW pulse width	100		ns

Table 22.17 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
Syllibol	Farameter	Min.	Max.	Offic
t _{c(UP)}	TAiOUT input cycle time	2000		ns
tw(UPH)	TAiOUT input HIGH pulse width	1000		ns
tw(UPL)	TAiOUT input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiOUT input setup time	400		ns
th(TIN-UP)	TAiOUT input hold time	400		ns

Table 22.18 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
	Falaillelei	Min.	Max.	Ollit
tc(TA)	TAilN input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiOUT input setup time	200		ns
tsu(TAOUT-TAIN)	TAilN input setup time	200		ns



VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.19 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Davamatav	Stan	Unit	
	Parameter	Min.	Max.	Ullit
t _{c(TB)}	TBiIN input cycle time (counted on one edge)	100		ns
tw(TBH)	TBiIN input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBiIN input LOW pulse width (counted on one edge)	40		ns
t _{c(TB)}	TBiIN input cycle time (counted on both edges)	200		ns
tw(TBH)	TBiIN input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBiIN input LOW pulse width (counted on both edges)	80		ns

Table 22.20 Timer B Input (Pulse Period Measurement Mode)

Symbol Parameter	Doromotor	Stan	Unit	
	Min.	Max.	Offic	
t _{c(TB)}	TBilN input cycle time	400		ns
tw(TBH)	TBiIN input HIGH pulse width			ns
tw(TBL)	TBilN input LOW pulse width	200		ns

Table 22.21 Timer B Input (Pulse Width Measurement Mode)

Symbol Parameter	Davamatav	Stan	Unit	
	Min.	Max.	Offit	
tc(TB)	TBiIN input cycle time	400		ns
tw(TBH)	TBiIN input HIGH pulse width	200		ns
tw(TBL)	TBiIN input LOW pulse width	200		ns

Table 22.22 A/D Trigger Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 22.23 Serial Interface

Symbol	Davamatav		Standard		
	Parameter	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	200		ns	
tw(CKH)	CLKi input HIGH pulse width	100		ns	
tw(CKL)	CLKi input LOW pulse width	100		ns	
td(C-Q)	TXDi output delay time		80	ns	
th(C-Q)	TXDi hold time	0		ns	
tsu(D-C)	RXDi input setup time	70		ns	
th(C-D)	RXDi input hold time	90		ns	

Table 22.24 External Interrupt INTi Input

	-			
Symbol	Dovometer	Stan	Unit	
	Parameter	Min.	Max.	Offic
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	ĪNTi input LOW pulse width	250		ns



VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 22.25 Memory Expansion Mode and Microprocessor Mode (for setting with no wait)

Symbol	Parameter	Measuring	Standard		Unit
Symbol	i didilietei	Condition	Min.	Max.	Offic
td(BCLK-AD)	Address output delay time	Figure 22.3		25	ns
th(BCLK-AD)	Address output hold time (in relation to BCLK)		4		ns
th(RD-AD)	Address output hold time (in relation to RD)		0		ns
th(WR-AD)	Address output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (rin relation to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			15	ns
th(BCLK-ALE)	ALE signal output hold time		-4		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (in relation to BCLK) (3)		4		ns
td(DB-WR)	Data output delay time (in relation to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (rin relation to WR) (3)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA output delay time			40	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}}$$
 – 40 [ns] f(BCLK) is 12.5 MHz or less.

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in

$$t = -CR \times In (1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when $V_{\text{OL}} = 0.2 \text{ Vcc}$, C = 30 pF,

 $R = 1 k\Omega$, hold time of output "L" level is

$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \text{ln} \left(1 - 0.2 \text{ Vcc} \, / \text{ Vcc}\right) = 6.7 \text{ ns}.$$




Figure 22.3 Port P0 to P14 Measurement Circuit

VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 22.26 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting and external area access)

Cumbal	Parameter	Measuring	Standard		Unit
Symbol		Condition	Min.	Max.	Onit
td(BCLK-AD)	Address output delay time	Figure 22.3		25	ns
th(BCLK-AD)	Address output hold time (in relation to BCLK)		4		ns
th(RD-AD)	Address output hold time (in relation to RD)		0		ns
th(WR-AD)	Address output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (in relation to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			15	ns
th(BCLK-ALE)	ALE signal output hold time		-4		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (rin relation to BCLK) (3)		4		ns
td(DB-WR)	Data output delay time (in relation to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (in relation to WR) (3)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA output delay time			40	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f(BCLK)} - 40 \text{ [ns]} \qquad \text{n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting.} \\ \text{When n = 1, f(BCLK) is 12.5 MHz or less.}$$

This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times In (1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when $V_{OL} = 0.2 \text{ Vcc}$, C = 30 pF,

R =1 k Ω , hold time of output "L" level is

$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \text{ln} (1 - 0.2 \text{ Vcc} / \text{Vcc}) = 6.7 \text{ ns}.$$



VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 22.27 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting, external area access and multiplexed bus selection)

Symbol	Parameter	Measuring	Standard		Unit
Symbol	r didilielei	Condition	Min.	Max.	
td(BCLK-AD)	Address output delay time	Figure 22.3		25	ns
th(BCLK-AD)	Address output hold time (in relation to BCLK)		4		ns
th(RD-AD)	Address output hold time (in relation to RD)		(NOTE 1)		ns
th(WR-AD)	Address output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip select output delay time			25	ns
th(BCLK-CS)	Chip select output hold time (in relation to BCLK)		4		ns
th(RD-CS)	Chip select output hold time (in relation to RD)		(NOTE 1)		ns
th(WR-CS)	Chip select output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-RD)	RD signal output delay time			25	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			25	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (in relation to BCLK)		4		ns
td(DB-WR)	Data output delay time (in relation to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA output delay time			40	ns
td(BCLK-ALE)	ALE signal output delay time (in relation to BCLK)			15	ns
th(BCLK-ALE)	ALE signal output hold time (in relation to BCLK)		-4		ns
td(AD-ALE)	ALE signal output delay time (in relation to Address)		(NOTE 3)		ns
th(ALE-AD)	ALE signal output hold time (in relation to Address)		(NOTE 4)		ns
td(AD-RD)	RD signal output delay from the end of Address		0		ns
td(AD-WR)	WR signal output delay from the end of Address		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f(BCLK)}$$
 - 40 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 25 \text{ [ns]}$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 15 \text{ [ns]}$$







Figure 22.4 Timing Diagram (1)



Measuring conditions:

- VCC = 5 V
- Input timing voltage : Determined with $V_{IL} = 1.0 \text{ V}$, $V_{IH} = 4.0 \text{ V}$
- Output timing voltage: Determined with Vol = 2.5 V, Voh = 2.5 V

Figure 22.5 Timing Diagram (2)




Figure 22.6 Timing Diagram (3)




Figure 22.7 Timing Diagram (4)




Figure 22.8 Timing Diagram (5)




Figure 22.9 Timing Diagram (6)




Figure 22.10 Timing Diagram (7)




Figure 22.11 Timing Diagram (8)

Table 22.28 Electrical Characteristics (1)

VCC = 3.3 V

				Standard				
Symbol		Pa	rameter	Measuring Condition	Min.	Typ.	Max.	Unit
Vон	HIGH output	P0_0 to P	0_7, P1_0 to P1_7, P2_0 to P2_7,	Iон = −1 mA	Vcc-0.5		Vcc	V
	voltage	P3_0 to P	3_7, P4_0 to P4_7, P5_0 to P5_7,					
		P6_0 to P6	_7, P7_0, P7_2 to P7_7, P8_0 to P8_4,					
			7,P9_0,P9_2toP9_7,P10_0toP10_7,					
			11_7,P12_0to P12_7, P13_0to P13_7,					
		P14_0, F						
Vон	HIGH output	XOUT	HIGHPOWER	Iон = −0.1 mA	Vcc-0.5		Vcc	V
	voltage		LOWPOWER	Іон = -50 μА	Vcc-0.5		Vcc	"
	HIGH output	XCOUT	HIGHPOWER	With no load applied		2.5		V
	voltage		LOWPOWER	With no load applied		1.6		'
Vol	LOW output	P0 0 to P	0_7, P1_0 to P1_7, P2_0 to P2_7,			1.0	0.5	V
V OL	voltage		3_7, P4_0 to P4_7, P5_0 to P5_7,	100 - 1 1117			0.0	\ \
	J		6_7, P7_0 to P7_7, P8_0 to P8_4,					
			_7, P9_0 to P9_7, P10_0 to P10_7,					
			_7, F9_0 t0 F9_7, F10_0 t0 F10_7, 11_7,P12_0 to P12_7, P13_0 to P13_7,					
.,	1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	P14_0, F XOUT	HIGHPOWER	L 0.4 A			0.5	
Vol	LOW output voltage	XOUT		I _{OL} = 0.1 mA				V
		VCOLIT	LOWPOWER	Ιοι = 50 μΑ			0.5	.,,
	LOW output voltage	XCOUT	HIGHPOWER	With no load applied		0		V
	-	1101 5 55	LOWPOWER	With no load applied		0		
V _T +-V _T -	Hysteresis		Y, TAOIN to TA4IN, TB0IN to TB5IN,		0.2		0.8	V
			T8, NMI, ADTRG, CTS0 to CTS2,					
			CL2, SDA0 to SDA2, CLK0 to CLK6,					
			to TA4OUT, KIO to KI3,					
			RXD2, SIN3 to SIN6					
V _T +-V _T -	Hysteresis	RESET			0.2		1.8	V
Іін	HIGH input		0_7, P1_0 to P1_7, P2_0 to P2_7,	V ₁ = 3.3 V			4.0	μA
	current		3_7, P4_0 to P4_7, P5_0 to P5_7,					
			6_7, P7_0 to P7_7, P8_0 to P8_7,					
		P9_0 to	P9_7, P10_0 to P10_7,					
		P11_0 to	P11_7, P12_0 to P12_7,					
		P13_0 to	P13_7, P14_0, P14_1,					
		XIN, RES	SET, CNVSS, BYTE					
lıL	LOW input	P0_0 to P	0_7, P1_0 to P1_7, P2_0 to P2_7,	$V_1 = 0 V$			-4.0	μΑ
	current	P3_0 to P	3_7, P4_0 to P4_7, P5_0 to P5_7,					
		P6_0 to P	6_7, P7_0 to P7_7, P8_0 to P8_7,					
		P9_0 to I	P9_7, P10_0 to P10_7,					
			P11_7, P12_0 to P12_7,					
			P13_7, P14_0, P14_1,					
			SET, CNVSS, BYTE					
RPULLUP	Pull-up		0_7, P1_0 to P1_7, P2_0 to P2_7,	V. – 0 V	50	100	500	kΩ
	resistance		3_7, P4_0 to P4_7, P5_0 to P5_7,	V1 = U V		100		1132
	. 5515141106		6_7, P7_0, P7_2 to P7_7, P8_0 to					
			_6, P8_7, P9_0, P9_2 to P9_7,					
			_0, F6_7, F9_0, F9_2 to F9_7, P10_7, P11_0 to P11_7,					
			P12_7, P13_0 to P13_7,					
Dage	Foodbook ****	P14_0, F						110
RfXIN	Feedback resis		XIN			3.0		MΩ
RfXCIN	Feedback resis		XCIN			25		ΜΩ
VRAM	RAM retention	voltage		At stop mode	2.0			V

- 1. Referenced to VCC = 3.0 to 3.6 V, VSS = 0 V at Topr = -40 to 85°C, f(BCLK) = 24 MHz unless otherwise specified.
- 2. P11 to P14, INT6 to INT8, CLK5, CLK6, SIN5, and SIN6 are only in the 128-pin version.

VCC = 3.3 V

(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.29 External Clock Input (XIN Input)

Symbol	Parameter	Stan	Unit	
	Faranielei	Min.	Max.	Offic
tc	External clock input cycle time	62.5		ns
t _{w(H)}	External clock input HIGH pulse width	25		ns
t _{w(L)}	External clock input LOW pulse width	25		ns
tr	External clock rise time		15	ns
tf	External clock fall time		15	ns

Table 22.30 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter		Standard		
Symbol	Parameter	Min.	Max.	Unit	
tac1(RD-DB)	Data input access time (for setting with no wait)		(NOTE 1)	ns	
tac2(RD-DB)	Data input access time (for setting with wait)		(NOTE 2)	ns	
tac3(RD-DB)	Data input access time (when accessing multiplexed bus area)		(NOTE 3)	ns	
tsu(DB-RD)	Data input setup time	50		ns	
tsu(RDY-BCLK)	RDY input setup time	40		ns	
tsu(HOLD-BCLK)	HOLD input setup time	50		ns	
th(RD-DB)	Data input hold time	0		ns	
th(BCLK-RDY)	RDY input hold time	0		ns	
th(BCLK-HOLD)	HOLD input hold time	0		ns	

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}}$$
 - 60 [ns]

2. Calculated according to the BCLK frequency as follows:

$$\frac{(\text{n}-0.5)\times 10^9}{\text{f(BCLK)}} - 60 \text{ [ns]} \qquad \text{n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f(BCLK)}-60$$
 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.



VCC = 3.3 V

(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.31 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter		Standard	
	Faranielei	Min.	Max.	Unit ns ns
tc(TA)	TAilN input cycle time	150		ns
tw(TAH)	TAilN input HIGH pulse width	60		ns
tw(TAL)	TAilN input LOW pulse width	60		ns

Table 22.32 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	Max.	Lloit
	Farameter	Min.	Max.	Unit ns ns
tc(TA)	TAilN input cycle time	600		ns
tw(TAH)	TAilN input HIGH pulse width	300		ns
tw(TAL)	TAilN input LOW pulse width	300		ns

Table 22.33 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	Max.	Unit
	Farameter	Min.		Offit
t _{c(TA)}	TAilN input cycle time	300		ns
tw(TAH)	TAilN input HIGH pulse width	150		ns
tw(TAL)	TAilN input LOW pulse width	150		ns

Table 22.34 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	Max.	Unit
Syllibol	Farameter	Min.	Max.	Offic
tw(TAH)	TAiIN input HIGH pulse width	150		ns
tw(TAL)	TAIIN input LOW pulse width	150		ns

Table 22.35 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
Syllibol	Farameter	Min.	Max.	Offic
t _{c(UP)}	TAiOUT input cycle time	3000		ns
tw(UPH)	TAiOUT input HIGH pulse width	1500		ns
tw(UPL)	TAiOUT input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiOUT input setup time	600		ns
th(TIN-UP)	TAiOUT input hold time	600		ns

Table 22.36 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard	Unit	
	Falaillelei	Min.	n. Max.	Offit
t _{c(TA)}	TAilN input cycle time	2		μs
tsu(TAIN-TAOUT)	TAiOUT input setup time	500		ns
tsu(TAOUT-TAIN)	TAilN input setup time	500		ns



VCC = 3.3 V

(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = $-40 \text{ to } 85^{\circ}\text{C}$ unless otherwise specified)

Table 22.37 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
Syllibol	Farameter	Min.	Max.	Offic
tc(TB)	TBiIN input cycle time (counted on one edge)	150		ns
tw(TBH)	TBiIN input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBiIN input LOW pulse width (counted on one edge)	60		ns
tc(TB)	TBiIN input cycle time (counted on both edges)	300		ns
tw(TBH)	TBiIN input HIGH pulse width (counted on both edges)	120		ns
tw(TBL)	TBiIN input LOW pulse width (counted on both edges)	120		ns

Table 22.38 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	Min. Max. 600	Unit
	Farameter	Min.		Offic
t _{c(TB)}	TBiIN input cycle time	600		ns
tw(TBH)	TBiIN input HIGH pulse width	300		ns
tw(TBL)	TBiIN input LOW pulse width	300		ns

Table 22.39 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	dard	Linit
	Farameter	Min.	Max.	Unit ns
tc(TB)	TBiIN input cycle time	600		ns
tw(TBH)	TBiIN input HIGH pulse width	300		ns
tw(TBL)	TBiIN input LOW pulse width	300		ns

Table 22.40 A/D Trigger Input

	00 1			
Symbol	Dorometer	Standard		Unit
Symbol	Parameter	Min.	Max.	Utill
tc(AD)	ADTRG input cycle time (trigger able minimum)	1500		ns
tw(ADL)	ADTRG input LOW pulse width	200		ns

Table 22.41 Serial Interface

Symbol	Parameter	Stan	ndard	Linit
Symbol	Parameter	Min.	Max.	ns ns ns ns
t _{c(CK)}	CLKi input cycle time	300		ns
tw(CKH)	CLKi input HIGH pulse width	150		ns
tw(CKL)	CLKi input LOW pulse width	150		ns
td(C-Q)	TXDi output delay time		160	ns
th(C-Q)	TXDi hold time	0		ns
tsu(D-C)	RXDi input setup time	100		ns
th(C-D)	RXDi input hold time	90		ns

Table 22.42 External Interrupt INTi Input

	• •			
Symbol	Parameter	Stan	dard	Unit
Syllibol	Farameter	Min.	Max.	Offic
tw(INH)	INTi input HIGH pulse width	380		ns
tw(INL)	INTi input LOW pulse width	380		ns



VCC = 3.3 V

(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 22.43 Memory Expansion Mode and Microprocessor Mode (for setting with no wait)

Cumbal	Dorometer	Measuring	Stand	dard	Unit
Symbol	Parameter	Condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time	Figure 22.12		30	ns
th(BCLK-AD)	Address output hold time (in relation to BCLK)		4		ns
th(RD-AD)	Address output hold time (in relation to RD)		0		ns
th(WR-AD)	Address output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip select output delay time			30	ns
th(BCLK-CS)	Chip select output hold time (in relation to BCLK)		4		ns
td(BCLK-ALE)	ALE signal output delay time			25	ns
th(BCLK-ALE)	ALE signal output hold time		-4		ns
td(BCLK-RD)	RD signal output delay time			30	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			30	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data output hold time (in relation to BCLK) (3)		4		ns
td(DB-WR)	Data output delay time (in relation to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (in relation to WR) (3)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA output delay time	<u> </u>		40	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}}$$
 – 40 [ns] f(BCLK) is 12.5 MHz or less.

This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in

$$t = -CR \times In (1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when $V_{\text{OL}} = 0.2 \text{ Vcc}$, C = 30 pF,

 $R = 1 k\Omega$, hold time of output "L" level is

t =
$$-30 \text{ pF} \times 1 \text{ k}\Omega \times \text{ln} (1 - 0.2 \text{ Vcc} / \text{Vcc}) = 6.7 \text{ ns}.$$




Figure 22.12 Port P0 to P14 Measurement Circuit

VCC = 3.3 V

(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 22.44 Memory Expansion Mode and Microprocessor Mode (for 1- to 3-wait setting and external area access)

Symbol	Parameter	Measuring	Stand	dard	Unit	
Syllibol	Farameter	Condition	Min.	Max.	Onit	
td(BCLK-AD)	Address output delay time	Figure 22.12		30	ns	
th(BCLK-AD)	Address output hold time (in relation to BCLK)		4		ns	
th(RD-AD)	Address output hold time (in relation to RD)		0		ns	
th(WR-AD)	Address output hold time (in relation to WR)		(NOTE 1)		ns	
td(BCLK-CS)	Chip select output delay time			30	ns	
th(BCLK-CS)	Chip select output hold time (in relation to BCLK)		4		ns	
td(BCLK-ALE)	ALE signal output delay time]		25	ns	
th(BCLK-ALE)	ALE signal output hold time		-4		ns	
td(BCLK-RD)	RD signal output delay time			30	ns	
th(BCLK-RD)	RD signal output hold time		0		ns	
td(BCLK-WR)	WR signal output delay time			30	ns	
th(BCLK-WR)	WR signal output hold time		0		ns	
td(BCLK-DB)	Data output delay time (in relation to BCLK)			40	ns	
th(BCLK-DB)	Data output hold time (in relation to BCLK) (3)		4		ns	
td(DB-WR)	Data output delay time (in relation to WR)		(NOTE 2)		ns	
th(WR-DB)	Data output hold time (in relation to WR) (3)		(NOTE 1)		ns	
td(BCLK-HLDA)	HLDA output delay time			40	ns	

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f(BCLK)} - 40 \text{ [ns]} \qquad \text{n is "1" for 1-wait setting, "2" for 2-wait setting and "3" for 3-wait setting.} \\ \text{When n = 1, f(BCLK) is 12.5 MHz or less.}$$

This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR \times ln (1 - V_{OL} / V_{CC})$$

by a circuit of the right figure.

For example, when $V_{OL} = 0.2 \text{ Vcc}$, C = 30 pF,

R =1 k Ω , hold time of output "L" level is

$$t = -30 \text{ pF} \times 1 \text{ k}\Omega \times \text{ln} (1 - 0.2 \text{ Vcc} / \text{Vcc}) = 6.7 \text{ ns}.$$



VCC = 3.3 V

(Referenced to VCC = 3.3 V, VSS = 0 V, at Topr = -40 to 85 °C unless otherwise specified)

Table 22.45 Memory Expansion Mode and Microprocessor Mode (for 2- to 3-wait setting, external area access and multiplexed bus selection)

Symbol	Parameter	Measuring	Stand	Unit	
Symbol	r di dilletel	Condition	Min.	Max.	Offic
td(BCLK-AD)	Address output delay time	Figure 22.12		50	ns
th(BCLK-AD)	Address output hold time (in relation to BCLK)		4		ns
th(RD-AD)	Address output hold time (in relation to RD)		(NOTE 1)		ns
th(WR-AD)	Address output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip select output delay time			50	ns
th(BCLK-CS)	Chip select output hold time (in relation to BCLK)		4		ns
th(RD-CS)	Chip select output hold time (in relation to RD)		(NOTE 1)		ns
th(WR-CS)	Chip select output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-RD)	RD signal output delay time			40	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			40	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (in relation to BCLK)			50	ns
th(BCLK-DB)	Data output hold time (in relation to BCLK)		4		ns
td(DB-WR)	Data output delay time (in relation to WR)		(NOTE 2)		ns
th(WR-DB)	Data output hold time (in relation to WR)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA output delay time			40	ns
td(BCLK-ALE)	ALE signal output delay time (in relation to BCLK)			25	ns
th(BCLK-ALE)	ALE signal output hold time (in relation to BCLK)		-4		ns
td(AD-ALE)	ALE signal output delay time (in relation to Address)		(NOTE 3)		ns
th(ALE-AD)	ALE signal output hold time (rin relation to Address)		(NOTE 4)		ns
td(AD-RD)	RD signal output delay from the end of Address		0		ns
td(AD-WR)	WR signal output delay from the end of Address		0		ns
tdZ(RD-AD)	Address output floating start time			8	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 10 \text{ [ns]}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)\times 10^9}{f(BCLK)}$$
 - 50 [ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 40 \text{ [ns]}$$

4. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\text{f(BCLK)}} - 15 \text{ [ns]}$$







Figure 22.13 Timing Diagram (1)



the PM06 bit in the PM0 register, and the PM11 bit in the PM1 register.

Measuring conditions:

- VCC = 3.3 V
- Input timing voltage : Determined with $V_{IL} = 0.6 \text{ V}$, $V_{IH} = 2.7 \text{ V}$
- Output timing voltage: Determined with Vol = 1.65 V, VoH = 1.65 V

Figure 22.14 Timing Diagram (2)




Figure 22.15 Timing Diagram (3)




Figure 22.16 Timing Diagram (4)




Figure 22.17 Timing Diagram (5)




Figure 22.18 Timing Diagram (6)




Figure 22.19 Timing Diagram (7)




Figure 22.20 Timing Diagram (8)

22.2 Electrical Characteristics (T/V-ver.)

Table 22.46 Absolute Maximum Ratings

Symbol			Parameter	Condition	Rated Value	Unit
Vcc	Supply vo	Itage (VC	C1 = VCC2)	VCC = AVCC	-0.3 to 6.5	V
AVcc	Analog su	pply volta	age	VCC = AVCC	-0.3 to 6.5	V
Vı	Input	RESET,	CNVSS, BYTE,		-0.3 to VCC+0.3	V
	voltage	P0_0 to	P0_7, P1_0 to P1_7, P2_0 to P2_7,			
		P3_0 to	P3_7, P4_0 to P4_7, P5_0 to P5_7,			
		P6_0 to F	P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_7,			
		P9_0, P	9_2 to P9_7, P10_0 to P10_7,			
		P11_0 to	P11_7, P12_0 to P12_7, P13_0 to P13_7,			
		P14_0,	P14_1, VREF, XIN			
		P7_1, P	9_1		-0.3 to 6.5	V
Vo	Output	P0_0 to	P0_7, P1_0 to P1_7, P2_0 to P2_7,		-0.3 to VCC+0.3	V
	voltage	P3_0 to	P3_7, P4_0 to P4_7, P5_0 to P5_7,			
		P6_0 to	P6_7, P7_0, P7_2 to P7_7,			
		P8_0 to I	P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7,			
		P10_0 to	P10_7, P11_0 to P11_7, P12_0 to P12_7,			
		P13_0 to	P13_7, P14_0, P14_1, XOUT			
		P7_1, P	9_1		-0.3 to 6.5	V
Pd	Power dis	sipation		Topr = 25°C	700	mW
Topr	Operating	ambient	During MCU operation		T version: -40 to 85	°C
	temperatu	ire			V version: -40 to 125 (option)	
	During flash memo		During flash memory program and		0 to 60	
			erase operation			
Tstg	Storage te	emperatu	re e		-65 to 150	°C

option: All options are on request basis.

NOTE:

1. Ports P11 to P14 are only in the 128-pin version.

Table 22.47 Recommended Operating Conditions (1) (1)

0 1 1	Doromotor			Standard		Linit
Symbol		Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply volta	ge (VCC1 = VCC2)	4.2	5.0	5.5	V
AVcc	Analog supp	ly voltage		Vcc		V
Vss	Supply volta	ge		0		V
AVss	Analog supp	ly voltage		0		V
ViH	HIGH input	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,	0.8 Vcc		Vcc	V
	voltage	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7,				
		P8_0 to P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,				
		P14_0, P14_1, XIN, RESET, CNVSS, BYTE				
		P7_1, P9_1	0.8 Vcc		6.5	V
VIL	LOW input	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,	0		0.2 Vcc	V
	voltage	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,				
		P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,				
		P14_0, P14_1, XIN, RESET, CNVSS, BYTE				
OH(peak)	HIGH peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-10.0	mA
	output current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to				
		P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7,				
		$P10_0 \ to \ P10_7, \ P11_0 \ to \ P11_7, \ P12_0 \ to \ P12_7, \ P13_0$				
		to P13_7, P14_0, P14_1				
IOH(avg)	HIGH average	$P0_0 \ to \ P0_7, \ P1_0 \ to \ P1_7, \ P2_0 \ to \ P2_7, \ P3_0 \ to \ P3_7,$			-5.0	mA
	output current	$P4_0 \ to \ P4_7, \ P5_0 \ to \ P5_7, \ P6_0 \ to \ P6_7, \ P7_0, \ P7_2 \ to$				
		$P7_7,\ P8_0\ to\ P8_4,\ P8_6,\ P8_7,\ P9_0,\ P9_2\ to\ P9_7,$				
		$P10_0 \ to \ P10_7, \ P11_0 \ to \ P11_7, \ P12_0 \ to \ P12_7, \ P13_0$				
		to P13_7, P14_0, P14_1				
IOL(peak)	LOW peak	$P0_0 \ to \ P0_7, \ P1_0 \ to \ P1_7, \ P2_0 \ to \ P2_7, \ P3_0 \ to \ P3_7,$			10.0	mA
	output current	$P4_0 \ to \ P4_7, \ P5_0 \ to \ P5_7, \ P6_0 \ to \ P6_7, \ P7_0 \ to \ P7_7,$				
		$P8_0 \ to \ P8_4, \ P8_6, \ P8_7, \ P9_0 \ to \ P9_7, \ P10_0 \ to \ P10_7,$				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,				
		P14_0, P14_1				
IOL(avg)	LOW average	$P0_0 \ to \ P0_7, \ P1_0 \ to \ P1_7, \ P2_0 \ to \ P2_7, \ P3_0 \ to \ P3_7,$			5.0	mA
	output current	$P4_0 \ to \ P4_7, \ P5_0 \ to \ P5_7, \ P6_0 \ to \ P6_7, \ P7_0 \ to \ P7_7,$				
		$P8_0 \ to \ P8_4, \ P8_6, \ P8_7, \ P9_0 \ to \ P9_7, \ P10_0 \ to \ P10_7,$				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,				
		P14_0, P14_1				

- 1. Referenced to VCC = 4.2 to 5.5 V at Topr = -40 to 85° C unless otherwise specified.
- 2. Average output current values during 100 ms period.
- 3. The total IoL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be 80 mA max.

The total IoL(peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80 mA max.

The total IoH(peak) for ports P0, P1, and P2 must be -40 mA max.

The total I_{OH(peak)} for ports P3, P4, P5, P12, and P13 must be -40 mA max.

The total $I_{OH(peak)}$ for ports P6, P7, and P8_0 to P8_4 must be -40 mA max.

The total I_{OH(peak)} for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40 mA max.


4. P11 to P14 are only in the 128-pin version.



Table 22.48 Recommended Operating Conditions (2) (1)

Cumbal		Dor	amatar		Standard			Unit
Symbol		Parameter			Min.	Тур.	Max.	Unit
f(XIN)	Main clock input oscillation	No wait	Flash memory	VCC = 4.2 to 5.5 V	0		16	MHz
	frequency (2) (3) (4)		version					
f(XCIN)	Sub clock oscillation frequency					32.768	50	kHz
f(Ring)	On-chip oscillation frequency					1		MHz
f(PLL)	PLL clock oscillation fre	PLL clock oscillation frequency					20	MHz
f(BCLK)	CPU operation clock			VCC = 4.2 to 5.5 V	0		20	MHz
tsu(PLL)	PLL frequency synthesi	PLL frequency synthesizer stabilization wait time					20	ms
f(ripple)	Power supply ripple allowable frequency (VCC)						10	kHz
V _{P-P(ripple)}	Power supply ripple allowable amplitude voltage VCC = 5 V						0.5	V
$V_{\text{CC}(\Delta V/\Delta T)}$	Power supply ripple risi	ng/fallin	g gradient	VCC = 5 V			0.3	V/ms

- 1. Referenced to VCC = 4.2 to 5.5 V at Topr = -40 to 85°C unless otherwise specified.
- 2. Relationship between main clock oscillation frequency and supply voltage is shown right.
- 3. Execute program/erase of flash memory by VCC = 5.0 ± 0.5 V.
- 4. When using over 16 MHz, use PLL clock. PLL clock oscillation frequency which can be used is 16 MHz or 20 MHz.






Figure 22.21 Voltage Fluctuation Timing

Table 22.49 Electrical Characteristics (1) (1)

Symbol		Pa	rameter	Measuring Condition	Min.	tandar Typ.	d Max.	Unit
Vон	HIGH output voltage	P3_0 to P P6_0 to P6 P8_6, P8_7	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, _7, P7_0, P7_2 to P7_7, P8_0 to P8_4, 7, P9_0, P9_2 to P9_7, P10_0 to P10_7, 11_7, P12_0 to P12_7, P13_0 to P13_7, 4_1		Vcc-2.0		Vcc	V
Vон	HIGH output voltage	P3_0 to P P6_0 to P6 P8_6, P8_7	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, lo P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7,		Vcc-0.3		Vcc	V
Vон	HIGH output voltage	XOUT	HIGHPOWER LOWPOWER	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -0.5 \text{ mA}$	3.0 3.0		Vcc Vcc	V
	HIGH output voltage	XCOUT	HIGHPOWER LOWPOWER	With no load applied With no load applied		2.5 1.6		V
Vol	LOW output voltage	P3_0 to P P6_0 to P P8_6, P8_ P11_0 to P P14_0, P1					2.0	V
Vol	LOW output voltage	P3_0 to P P6_0 to P P8_6, P8_	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_4, _7, P9_0 to P9_7, P10_0 to P10_7, 11_7, P12_0 to P12_7, P13_0 to P13_7, 4_1				0.45	V
Vol	LOW output	XOUT	HIGHPOWER	IoL = 1 mA			2.0	V
	LOW output voltage	XCOUT	LOWPOWER HIGHPOWER LOWPOWER	IoL = 0.5 mA With no load applied With no load applied		0	2.0	V
V _T +-V _T -	Hysteresis	NMI, ADT SDA0 to SE	FA4IN, TB0IN to TB5IN, INTO to INT8, RG, CTS0 to CTS2, SCL0 to SCL2, PA2, CLK0 to CLK6, TA0OUT to TA4OUT, RXD0 to RXD2, SIN3 to SIN6		0.2		1.0	V
V _T +-V _T -	,	RESET			0.2		2.5	V
Η	HIGH input current	P3_0 to P P6_0 to P P9_0 to P9 P12_0 to P XIN, RESI	0_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_7, 2_7, P10_0 to P10_7, P11_0 to P11_7, 12_7, P13_0 to P13_7, P14_0, P14_1, ET, CNVSS, BYTE				5.0	μА
lıL	LOW input current	P3_0 to P P6_0 to P P9_0 to P9 P12_0 to P XIN, RESI	O_7, P1_0 to P1_7, P2_0 to P2_7, 3_7, P4_0 to P4_7, P5_0 to P5_7, 6_7, P7_0 to P7_7, P8_0 to P8_7, 1_7, P10_0 to P10_7, P11_0 to P11_7, 12_7, P13_0 to P13_7, P14_0, P14_1, ET, CNVSS, BYTE				-5.0	μА
RPULLUP	Pull-up resistance	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			30	50	170	kΩ
<u> </u>	-							B 4 C
Rfxin Rfxcin	Feedback resis	stance	XIN XCIN			1.5 15		MΩ MΩ

^{1.} Referenced to VCC = 4.2 to 5.5 V, VSS = 0 V at Topr = -40 to 85°C, f(BCLK) = 20 MHz unless otherwise specified. 2. P11 to P14, INT6 to INT8, CLK5, CLK6, SIN5, and SIN6 are only in the 128-pin version.

Table 22.50 Electrical Characteristics (2) (1)

Cymbol	Do	rometer	Magauri	ing Condition	S	Standar	d	Unit
Symbol	Pa	rameter		ing Condition	Min.	Тур.	Max.	Unit
Icc	Power supply	Output pins are open	Flash memory	f(BCLK) = 20 MHz,		21	36	mA
	current	and other pins are VSS.		PLL operation,				
	(VCC = 4.2 to 5.5 V)			No division				
				On-chip oscillation,		1.8		mA
				No division				
			Flash memory	f(BCLK) = 10 MHz,		15		mA
			Program	VCC = 5 V				
			Flash memory	f(BCLK) = 10 MHz,		25		mA
			Erase	VCC = 5 V				
			Flash memory	f(BCLK) = 32 kHz,		25		μΑ
				Low power dissipation				
				mode, RAM (2)				
				f(BCLK) = 32 kHz,		420		μΑ
				Low power dissipation				
				mode,				
				Flash memory (2)				
			Flash memory	On-chip oscillation,		50		μΑ
				Wait mode				
				f(BCLK) = 32 kHz,		8.5		μΑ
				Wait mode (3),				
				Oscillation capacity High				
				f(BCLK) = 32 kHz,		3.0		μΑ
				Wait mode (3),				
				Oscillation capacity Low				
				Stop mode,		0.8	3.0	μΑ
				Topr = 25°C				

- 1. Referenced to VCC = 4.2 to 5.5 V, VSS = 0 V at Topr = -40 to 85°C, f(BCLK) = 20 MHz unless otherwise specified.
- 2. This indicates the memory in which the program to be executed exists.
- 3. With one timer operated using fC32.

Table 22.51 A/D Conversion Characteristics (1)

Symbol	Paran	notor		Measuring Condition	Standard		Unit	
Symbol	Faiaii	letei	Measuring Condition		Min.	Тур.	Max.	Unit
_	Resolution		VREF =	= VCC			10	Bit
INL	integral	10 bits	VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±3	LSB
	nonlinearity		= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
	erro		= 5 V	External operation amp connection mode			±7	LSB
		8 bits	VREF =	= AVCC = VCC = 5 V			±2	LSB
-	Absolute	10 bits	VREF	ANEX0, ANEX1 input, AN0 to AN7 input,			±3	LSB
	accuracy		= VCC	AN0_0 to AN0_7 input, AN2_0 to AN2_7 input				
			= 5 V	External operation amp connection mode			±7	LSB
		8 bits	VREF =	= AVCC = VCC = 5 V			±2	LSB
DNL	Differential nor	linearity error					±1	LSB
_	Offset error						±3	LSB
_	Gain error						±3	LSB
RLADDER	Resistor ladde	r	VREF =	= VCC	10		40	kΩ
tconv	10-bit conversi	on time,	VREF =	= VCC = 5 V, φAD = 10 MHz	3.3			μs
	sample & hold	available						
	8-bit conversion	on time,	VREF =	= VCC = 5 V, φAD = 10 MHz	2.8			μs
	sample & hold	available						
tsamp	Sampling time				0.3			μs
V _{REF}	Reference volt	age			2.0		Vcc	V
VIA	Analog input v	oltage			0		VREF	V

- 1. Referenced to VCC = AVCC = VREF = 4.2 to 5.5 V, VSS = AVSS = 0 V, -40 to 85°C unless otherwise specified.
- 2. ϕAD frequency must be 10 MHz or less.
- 3. When sample & hold is disabled, ϕAD frequency must be 250 kHz or more in addition to a limit of NOTE 2. When sample & hold is enabled, ϕAD frequency must be 1 MHz or more in addition to a limit of NOTE 2.

Table 22.52 D/A conversion Characteristics (1)

Symbol	Parameter	Measuring Condition	S	Unit		
Syllibol	Falailletei	Measuring Condition	Min.	Тур.	Max.	
_	Resolution				8	Bits
_	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output tesistance		4	10	20	kΩ
IVREF	Reference power supply input current	(NOTE 2)			1.5	mA

- 1. Referenced to VCC = AVCC = VREF = 4.2 to 5.5 V, VSS = AVSS = 0 V, -40 to 85°C unless otherwise specified.
- 2. This applies when using one D/A converter, with the DAi register (i = 0, 1) for the unused D/A converter set to 00h. The resistor ladder of the A/D converter is not included. Also, the IVREF will flow even if VREF is disconnected by the ADCON1 register.



Table 22.53 Flash Memory Version Electrical Characteristics (1)

Cumbal	Parameter				Unit	
Symbol	Faramete	I	Min.	Тур.	Max.	Offic
-	Programming and erasure endu	100			cycle	
-	Word program time (VCC = 5.0		25	200	μs	
-	Lock bit program time		25	200	μs	
-	Block erase time	4-Kbyte block		0.3	4	s
	(VCC = 5.0 V)	8-Kbyte block		0.3	4	S
		32-Kbyte block		0.5	4	S
		64-Kbyte block		0.8	4	S
-	Erase all unlocked blocks time			4 × n (3)	s	
tps	Flash memory circuit stabilization	Flash memory circuit stabilization wait time			15	μs

- 1. Referenced to VCC = 4.5 to 5.5 V, Topr = 0 to 60°C unless otherwise specified.
- 2. Programming and erasure endurance refers to the number of times a block erase can be performed. If the programming and erasure endurance is n (n = 100), each block can be erased n times. For example, if a 4-Kbyte block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one programming and erasure endurance. Data cannot be written to the same address more than once without erasing the block (rewrite prohibited).
- 3. n denotes the number of blocks to erase.

Table 22.54 Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60°C)

Flash Program, Erase Voltage	Flash Read Operation Voltage
$VCC = 5.0 \pm 0.5 \text{ V}$	VCC = 4.2 to 5.5 V

Table 22.55 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring	S	tandar	d	Unit
	i didilicici	Condition Min.	Min.	Тур.	Max.	
td(P-R)	Time for internal power supply stabilization during powering-on	VCC = 4.2 to 5.5 V			2	ms
td(R-S)	STOP release time				150	μs
td(W-S)	Low power dissipation mode wait mode release time				150	μs




Figure 22.22 Power Supply Circuit Timing Diagram

VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.56 External Clock Input (XIN Input)

Symbol	Parameter	Stan	Standard Min. Max.	Unit
	Farameter	Min.		Onit
tc	External clock input cycle time	62.5		ns
t _{w(H)}	External clock input HIGH pulse width	25		ns
t _{w(L)}	External clock input LOW pulse width	25		ns
tr	External clock rise time		15	ns
tf	External clock fall time		15	ns

Table 22.57 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	Standard	
	Farameter	Min.	Max.	Unit
t _{c(TA)}	TAilN input cycle time	100		ns
tw(TAH)	TAilN input HIGH pulse width	40		ns
tw(TAL)	TAilN input LOW pulse width	40		ns

Table 22.58 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	Standard	
	Farameter	Min.	Max.	Unit
t _{c(TA)}	TAilN input cycle time	400		ns
tw(TAH)	TAIIN input HIGH pulse width	200		ns
tw(TAL)	TAIIN input LOW pulse width	200		ns

Table 22.59 Timer A Input (External Trigger Input in One-shot Timer Mode)

	1 1 7			
Symbol	Parameter	Stan	Max.	Unit
	Faranneter	Min.		Unit
t _{c(TA)}	TAilN input cycle time	200		ns
tw(TAH)	TAiIN input HIGH pulse width	100		ns
tw(TAL)	TAIIN input LOW pulse width	100		ns

Table 22.60 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
	Farameter	Min.	Max.	Ullit
tw(TAH)	TAilN input HIGH pulse width	100		ns
tw(TAL)	TAIIN input LOW pulse width	100		ns

Table 22.61 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
Syllibol	Falailletei	Min.	Max.	UTILL
t _{c(UP)}	TAiOUT input cycle time	2000		ns
tw(UPH)	TAiOUT input HIGH pulse width	1000		ns
tw(UPL)	TAiOUT input LOW pulse width	1000		ns
tsu(UP-TIN)	TAiOUT input setup time	400		ns
th(TIN-UP)	TAiOUT input hold time	400		ns

Table 22.62 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	dard Max.	Unit
	Falallielei	Min.		Onit
t _{c(TA)}	TAilN input cycle time	800		ns
tsu(TAIN-TAOUT)	TAiOUT input setup time	200		ns
tsu(TAOUT-TAIN)	TAilN input setup time	200		ns



VCC = 5 V

(Referenced to VCC = 5 V, VSS = 0 V, at Topr = -40 to 85°C unless otherwise specified)

Table 22.63 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard	Llnit	
	Farameter	Min.	Max.	Unit
t _{c(TB)}	TBiIN input cycle time (counted on one edge)	100		ns
tw(TBH)	TBiIN input HIGH pulse width (counted on one edge)	40		ns
tw(TBL)	TBiIN input LOW pulse width (counted on one edge)	40		ns
t _{c(TB)}	TBiIN input cycle time (counted on both edges)	200		ns
tw(TBH)	TBiIN input HIGH pulse width (counted on both edges)	80		ns
tw(TBL)	TBiIN input LOW pulse width (counted on both edges)	80		ns

Table 22.64 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
	Farameter	Min.	Max.	Offit
t _{c(TB)}	TBiIN input cycle time	400		ns
tw(TBH)	TBiIN input HIGH pulse width	200		ns
tw(TBL)	TBiIN input LOW pulse width	200		ns

Table 22.65 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	ndard Max.	Unit
	Farameter	Min.		Offit
tc(TB)	TBiIN input cycle time	400		ns
tw(TBH)	TBiIN input HIGH pulse width	200		ns
tw(TBL)	TBiIN input LOW pulse width	200		ns

Table 22.66 A/D Trigger Input

Symbol	Davamatav	Standard		I Imia
	Parameter	Min. Max.	Max.	Unit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1000		ns
tw(ADL)	ADTRG input LOW pulse width	125		ns

Table 22.67 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	Onit
tc(CK)	CLKi Input cycle time	200		ns
tw(CKH)	CLKi Input HIGH pulse width	100		ns
tw(CKL)	CLKi Input LOW pulse width	100		ns
td(C-Q)	TXDi output delay time		80	ns
th(C-Q)	TXDi hold time	0		ns
tsu(D-C)	RXDi input setup time	70		ns
th(C-D)	RXDi input hold time	90		ns

Table 22.68 External Interrupt INTi Input

	-			
Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	250		ns
tw(INL)	ĪNTi input LOW pulse width	250		ns






Figure 22.23 Timing Diagram

23. Usage Notes

23.1 SFRs

There are the SFRs with write-only bits which can only be written to. Set these registers with undefined values. When establishing the next value by altering the present value, write the present value to the RAM as well as to the register. Transfer the next value to the register after making changes in the RAM. Table 23.1 lists Registers with Write-only Bits.

Table 23.1 Registers with Write-only Bits

Register Name	Symbol	Address
Watchdog Timer Start Register	WDTS	000Eh
Timer A1-1 Register	TA11	01C3h, 01C2h
Timer A2-1 Register	TA21	01C5h, 01C4h
Timer A4-1 Register	TA41	01C7h, 01C6h
Dead Time Timer	DTT	01CCh
Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	01CDh
SI/O6 Bit Rate Register (1)	S6BRG	01D9h
SI/O3 Bit Rate Register	S3BRG	01E3h
SI/O4 Bit Rate Register	S4BRG	01E7h
SI/O5 Bit Rate Register (1)	S5BRG	01EBh
UART2 Bit Rate Register	U2BRG	01F9h
UART2 Transmit Buffer Register	U2TB	01FBh, 01FAh
Up-Down Flag	UDF	0384h
Timer A0 Register	TA0	0387h, 0386h
Timer A1 Register	TA1	0389h, 0388h
Timer A2 Register	TA2	038Bh, 038Ah
Timer A3 Register	TA3	038Dh, 038Ch
Timer A4 Register	TA4	038Fh, 038Eh
UART0 Bit Rate Register	U0BRG	03A1h
UART0 Transmit Buffer Register	U0TB	03A3h, 03A2h
UART1 Bit Rate Register	U1BRG	03A9h
UART1 Transmit Buffer Register	U1TB	03ABh, 03AAh

NOTE:

1. These registers are only in the 128-pin version.



23.2 External Bus (Normal-ver. only)

When resetting CNVSS pin with "H" input, contents of internal ROM cannot be read out.



23.3 External Clock

Do not stop the external clock when it is connected to the XIN pin and the main clock is selected as the CPU clock.



23.4 PLL Frequency Synthesizer

Stabilize supply voltage so that the standard of the power supply ripple is met. (Refer to **22. Electrical characteristics**.)



23.5 Power Control

- When exiting stop mode by hardware reset, set RESET pin to "L" until a main clock oscillation is stabilized.
- Set the MR0 bit in the TAiMR register (i = 0 to 4) to 0 (pulse is not output) to use the timer A to exit stop mode.
- In the main clock oscillation or low power dissipation mode, set the CM02 bit in the CM0 register to 0 (do not stop peripheral function clock in wait mode) before shifting to stop mode.
- When entering wait mode, insert a JMP.B instruction before a WAIT instruction. Do not execute any
 instructions which can generate a write to RAM between the JMP.B and WAIT instructions. Disable the
 DMA transfers, if a DMA transfer may occur between the JMP.B and WAIT instructions. After the WAIT
 instruction, insert at least 4 NOP instructions. When entering wait mode, the instruction queue roadstead
 the instructions following WAIT, and depending on timing, some of these may execute before the
 microcomputer enters wait mode.

Program example when entering wait mode

```
Program Example: JMP.B L1 ; Insert JMP.B instruction before WAIT instruction L1:

FSET I ; WAIT ; Enter wait mode NOP ; More than 4 NOP instructions NOP NOP NOP
```

- When entering stop mode, describe as follows.
 - (1) To use the BSET instruction for entering stop mode:

Write the BSET instruction (BSET bit, base:16) as described below.

When entering stop mode, DMA transfer must be disabled.

```
BSET 0,CM1 ; Stop mode setting [bit, base:16]

JMP.B L1 ;

L1:

NOP ; Countermeasure to avoid the program from NOP ; stopping by reading instruction ahead NOP ; (insert 4 or more NOPs)

NOP ;
```

(2) To use the MOV instruction for entering stop mode:

Write the MOV instruction (MOV.B #IMM8, abs16) as described below.

When entering stop mode, DMA transfer must be disabled.

Change the src value (marked as "#21"), depending on your usage condition.

```
MOV.B #21H,CM1 ; Stop mode setting [#IMM8, abs16]

JMP.B L1 ;

L1:

NOP ; Countermeasure to avoid the program from NOP ; stopping by reading instruction ahead NOP ; (insert 4 or more NOPs)

NOP :
```



When entering medium-speed mode after transferring to stop mode from low-speed mode and low power dissipation mode, write the MOV instruction (MOV.W #IMM16, abs16) as described below.
 When entering stop mode and exiting from stop mode, DMA transfer must be disabled.
 Change the *src* value (marked as "#2118") depending on your usage condition.

MOV.W #2118H,CM0 ; Stop mode setting [#IMM16, abs16]

JMP.S L1 ;

L1:

NOP ; Countermeasure to avoid the program from NOP ; stopping by reading instruction ahead NOP ; (insert 4 or more NOPs)

 Wait until the main clock oscillation stabilizes, before switching the clock source for CPU clock to the main clock.

Similarly, wait until the sub clock oscillation stabilizes, before switching the clock source for CPU clock to the sub clock.

Suggestions to reduce power consumption.

NOP

Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active I/O ports. A pass current flows in input ports that high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

A/D converter

When A/D conversion is not performed, set the VCUT bit in the ADCON1 register to 0 (VREF not connection). When A/D conversion is performed, start the A/D conversion at least 1 μ s or longer after setting the VCUT bit to 1 (VREF connection).

D/A converter

When not performing D/A conversion, set the DAiE bit (i = 0, 1) in the DACON register to 0 (input disabled) and DAi register to 00h.

Switching the oscillation-driving capacity

Set the driving capacity to "LOW" when oscillation is stable.



23.6 Oscillation Stop, Re-oscillation Detection Function

If the following conditions are all met, the following restriction occur in operation of oscillation stop, re-oscillation stop detection interrupt.

Conditions

- CM20 bit in CM2 register =1 (oscillation stop, re-oscillation stop detection function enabled)
- CM27 bit in CM2 register =1 (oscillation stop, re-oscillation stop detection interrupt)
- CM02 bit in CM0 register =0 (do not stop peripheral function clock in wait mode)
- Enter wait mode from high-speed or middle-speed mode

Restriction

If the oscillation of XIN stops during wait mode, the oscillation stop, re-oscillation stop detection interrupt request is generated after the MCU is exits wait mode, without starting immediately.

Figures 23.1 and 23.2 show the Oscillation Stop, Re-oscillation Stop Detection Operation Timing.




Figure 23.1 Oscillation Stop, Re-oscillation Stop Detection Operation Timing at Wait Mode (when moving out of wait mode by using INTO interrupt)




Figure 23.2 Oscillation Stop, Re-oscillation Stop Detection Operation Timing at Normal Processing

23.7 Protection

Set the PRC2 bit in the PRCR register to 1 (write enabled) and then write to given address, and the PRC2 bit will be set to 0 (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to 1. Make sure no interrupts or no DMA transfers will occur between the instruction in which the PRC2 bit is set to 1 and the next instruction.

23.8 Interrupts

23.8.1 Reading Address 00000h

Do not read the address 00000h in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 00000h during the interrupt sequence. At this time, the IR bit for the accepted interrupt is set to 0.

If the address 00000h is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This causes a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

23.8.2 Setting SP

Set any value in the SP (USP, ISP) before accepting an interrupt. The SP (USP, ISP) is set to 0000h after reset. Therefore, if an interrupt is accepted before setting any value in the SP (USP, ISP), the program may go out of control.

Especially when using NMI interrupt, set a value in the ISP at the beginning of the program. For the first and only the first instruction after reset, all interrupts including $\overline{\text{NMI}}$ interrupt are disabled.

23.8.3 NMI Interrupt

- The NMI interrupt cannot be disabled. If this interrupt is unused, connect the NMI pin to VCC via a resistor (pull-up).
- The input level of the NMI pin can be read by accessing the P8_5 bit in the P8 register. Note that the P8_5 bit can only be read when determining the pin level in NMI interrupt routine.
- Stop mode cannot be entered into while input on the NMI pin is low. This is because while input on the NMI pin is low the CM10 bit in the CM1 register is fixed to 0.
- Do not go to wait mode while input on the NMI pin is low. This is because when input on the NMI pin
 goes low, the CPU stops but CPU clock remains active; therefore, the current consumption in the chip
 does not drop. In this case, normal condition is restored by an interrupt generated thereafter.
- The low and high level durations of the input signal to the NMI pin must each be 2 CPU clock cycles + 300 ns or more.



23.8.4 Changing Interrupt Source

If the interrupt source is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). If you changed the interrupt source for an interrupt that needs to be used, be sure to set the IR bit for that interrupt to 0 (interrupt not requested).

Changing the interrupt source referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the source, polarity or timing of an interrupt, be sure to set the IR bit for that interrupt to 0 (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions.

Figure 23.3 shows the Procedure for Changing Interrupt Source.




Figure 23.3 Procedure for Changing Interrupt Generate Factor

23.8.5 INT Interrupt

- Either an "L" level of at least tW(INH) or an "H" level of at least tW(INL) width is necessary for the signal input to pins INT0 to INT8 (1) regardless of the CPU operation clock.
- If the POL bit in registers INT0IC to INT8IC ⁽²⁾, bits IFSR10 to IFSR15 in the IFSR1 register or bits IFSR23 to IFSR25 ⁽³⁾ in the IFSR2 register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to set the IR bit to 0 (interrupt not requested) after changing any of those register bits.

NOTES:

- 1. The pins $\overline{\text{INT6}}$ to $\overline{\text{INT8}}$ are only in the 128-pin version.
- 2. Registers INT6IC to INT8IC are only in the 128-pin version.
- 3. Bits IFSR23 to IFSR25 are effective only in the 128-pin version. In the 100-pin version, these bits are set to 0 (one edge).



23.8.6 Rewrite Interrupt Control Register

- (a) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may be generated. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (b) To rewrite the interrupt control register for any interrupt after disabling that interrupt, care must be taken when selecting the instructions.

Changing any bit other than IR bit

If while executing an instruction, an interrupt request controlled by the register being modified is generated, the IR bit of the register may not be set to 1 (interrupt requested), with the result that the interrupt request is ignored. If such a situation presents a problem, use the instructions shown below to modify the register.

Usable instructions: AND, OR, BCLR, BSET

Changing IR bit

Depending on the instruction used, the IR bit may not always be set to 0 (interrupt not requested). Therefore, be sure to use the MOV instruction to set the IR bit to 0.

(c) When using the I flag to disable an interrupt, refer to the sample program fragments shown below as you set the I flag. (Refer to (b) for details about rewrite the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to 1 (interrupt enabled) before the interrupt control register is rewritten, owing to the effects of the internal bus and the instruction queue buffer.

Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified

```
INT SWITCH1:
  FCLR
                            ; Disable interrupts.
  AND.B #00h, 0055h
                            ; Set the TA0IC register to 00h.
  NOP
```

NOP

FSET ; Enable interrupts.

The number of the NOP instruction is as follows.

```
• The PM20 bit in the PM2 register = 1 (1 wait): 2
```

• The PM20 bit = 0 (2 waits) : 3

• When using HOLD function: 4

Example 2: Using the dummy read to the FSET instruction delay

```
INT_SWITCH2:
```

```
FCLR
                           ; Disable interrupts.
```

; Set the TA0IC register to 00h. AND.B #00h, 0055h

MOV.W MEM, R0 ; Dummy read. FSET ; Enable interrupts.

Example 3: Using the POPC instruction to changing the I flag

```
INT SWITCH3:
```

PUSHC FLG

FCLR ; Disable interrupts.

AND.B #00h, 0055h ; Set the TA0IC register to 00h.

POPC FLG ; Enable interrupts.

23.8.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt request is generated.



23.9 **DMAC**

23.9.1 Write to DMAE Bit in DMiCON Register (i = 0, 1)

When both of the conditions below are met, follow the steps below.

Conditions

- The DMAE bit is set to 1 again while it remains set (DMAi is in an active state).
- A DMA request may occur simultaneously when the DMAE bit is being written.

Step 1: Write 1 to the DMAE bit and DMAS bit in the DMiCON register simultaneously (1).

Step 2: Make sure that the DMAi is in an initial state (2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

NOTES:

- 1. The DMAS bit remains unchanged even if 1 is written. However, if 0 is written to this bit, it is set to 0 (DMA not requested). In order to prevent the DMAS bit from being modified to 0, 1 should be written to the DMAS bit when 1 is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.
 - Similarly, when writing to the DMAE bit with a read-modify-write instruction, 1 should be written to the DMAS bit in order to maintain a DMA request which is generated while the instruction is being executing.
- 2. Read the TCRi register to verify whether the DMAi is in an initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in an initial state. (If a DMA request occurs after writing to the DMAE bit, the value written to the TCRi register is 1.) If the read value is a value in the middle of transfer, the DMAi is not in an initial state.



23.10 Timers

23.10.1 Timer A

23.10.1.1 Timer A (Timer Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to 1 (count starts). Always make sure the TAiMR register is modified while the TAiS bit remains 0 (count stops) regardless whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the counter is read at the same time it is reloaded, the value FFFFh is read. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.

If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), pins TA1OUT, TA2OUT, and TA4OUT go to a high-impedance state.



23.10.1.2 Timer A (Event Counter Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, the UDF register, bits TAZIE, TA0TGL, and TA0TGH in the ONSF register, and the TRGSR register before setting the TAiS bit in the TABSR register to 1 (count starts). Always make sure the TAiMR register, the UDF register, bits TAZIE, TA0TGL, and TA0TGH, and the TRGSR register are modified while the TAiS bit remains 0 (count stops) regardless whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, FFFFh can be read in underflow, while reloading, and 0000h in overflow. When setting the TAi register to a value during a counter stop, the setting value can be read before a counter starts counting. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.

If a low-level signal is applied to the NMI pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), pins TA1OUT, TA2OUT, and TA4OUT go to a high-impedance state.



23.10.1.3 Timer A (One-shot Timer Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, bits TA0TGL and TA0TGH in the ONSF register, and the TRGSR register before setting the TAiS bit in the TABSR register to 1 (count starts).

Always make sure the TAiMR register, bits TA0TGL and TA0TGH, and the TRGSR register are modified while the TAiS bit remains 0 (count stops) regardless whether after reset or not.

When setting the TAiS bit to 0 (count stops), the followings occur:

- A counter stops counting and a content of reload register is reloaded.
- TAiOUT pin outputs "L".
- After one cycle of the CPU clock, the IR bit in the TAilC register is set to 1 (interrupt request).

Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger has been selected, one-cycle delay of a count source as maximum occurs between a trigger input to TAilN pin and output in one-shot timer mode.

The IR bit is set to 1 when timer operating mode is set with any of the following procedures:

- Select one-shot timer mode after reset.
- Change an operating mode from timer mode to one-shot timer mode.
- Change an operating mode from event counter mode to one-shot timer mode.

To use the timer Ai interrupt (the IR bit), set the IR bit to 0 after the changes listed above have been made.

When a trigger occurs, while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between occurring the previous trigger and operating longer than one cycle of a timer count source.

When the external trigger is selected as count start condition, do not input again the external trigger between 300 ns before the counter reaches 0000h.

If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), pins TA1OUT, TA2OUT, and TA4OUT go to a high-impedance state.



23.10.1.4 Timer A (Pulse Width Modulation Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR (i = 0 to 4) register, the TAi register, bits TA0TGL and TA0TGH in the ONSF register, and the TRGSR register before setting the TAiS bit in the TABSR register to 1 (count starts).

Always make sure the TAiMR register, bits TA0TGL and TA0TGH, and the TRGSR register are modified while the TAiS bit remains 0 (count stops) regardless whether after reset or not.

The IR bit is set to 1 when setting a timer operating mode with any of the following procedures:

- Select pulse width modulation mode after reset.
- Change an operating mode from timer mode to pulse width modulation mode.
- Change an operating mode from event counter mode to pulse width modulation mode.

To use the timer Ai interrupt (the IR bit), set the IR bit to 0 by program after the above listed changes have been made.

When setting TAiS bit to 0 (count stops) during PWM pulse output, the following action occurs:

- Stop counting.
- When TAiOUT pin is output "H", output level is set to "L" and the IR bit is set to 1.
- When TAiOUT pin is output "L", both output level and the IR bit remain unchanged.

If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), pins TA1OUT, TA2OUT, and TA4OUT go to a high-impedance state.



23.10.2 Timer B

23.10.2.1 Timer B (Timer Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit ⁽¹⁾ in the TABSR or the TBSR register to 1 (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains 0 (count stops) regardless whether after reset or not.

NOTE:

1. Bits TB0S to TB2S are the bits 5 to 7 in the TABSR register, bits TB3S to TB5S are the bits 5 to 7 in the TBSR register.

A value of a counter, while counting, can be read in the TBi register at any time. FFFFh is read while reloading. Setting value is read between setting values in the TBi register at count stop and starting a counter.

23.10.2.2 Timer B (Event Counter Mode)

The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TBiMR (i = 0 to 5) register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to 1 (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains 0 (count stops) regardless whether after reset or not.

The counter value can be read out on-the-fly at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always FFFh. If the TBi register is read after setting a value in it while not counting but before the counter starts counting, the read value is the one that has been set in the register.



23.10.2.3 Timer B (Pulse Period/pulse Width Measurement Mode)

The timer remains idle after reset. Set the mode, count source, etc. using the TBiMR (i = 0 to 5) register before setting the TBiS bit in the TABSR or TBSR register to 1 (count starts).

Always make sure the TBiMR register is modified while the TBiS bit remains 0 (count stops) regardless whether after reset or not. To set the MR3 bit to 0 by writing to the TBiMR register while the TBiS bit = 1 (count starts), be sure to write the same value as previously written to bits TM0D0, TM0D1, MR0, MR1, TCK0, and TCK1 and, a 0 to the MR2 bit.

The IR bit in the TBilC register goes to 1 (interrupt request), when an effective edge of a measurement pulse is input or timer Bi is overflowed. The interrupt source can be determined by use of the MR3 bit in the TBiMR register within the interrupt routine.

If the interrupt source cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times timer B has overflowed.

To set the MR3 bit to 0 (no overflow), set the TBiMR register with setting the TBiS bit to 1 and counting the next count source after setting the MR3 bit to 1 (overflow).

Use the IR bit in the TBilC register to detect only overflows. Use the MR3 bit only to determine the interrupt source.

When a count is started and the first effective edge is input, an undefined value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.

A value of the counter is undefined at the beginning of a count. The MR3 bit may be set to 1 and timer Bi interrupt request may be generated between a count start and an effective edge input.

For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is an "H" level width or an "L" level width.



23.11 Thee-Phase Motor Control Timer Function

If there is a possibility that you may write data to TAi-1 register (i = 1, 2, 4) near Timer B2 overflow, read the value of TB2 register, verify that there is sufficient time until Timer B2 overflows, before doing an immediate write to TAi-1 register.

In order to shorten the period from reading TB2 register to writing data to TAi-1 register, ensure that no interrupt will be processed during this period.

If there is not enough time till Timer B2 overflows, only write to TAi-1 register after Timer B2 overflowed.



23.12 Serial Interface

23.12.1 Clock Synchronous Serial I/O Mode

23.12.1.1 Transmission/reception

With an external clock selected, and choosing the RTS function, the output level of the RTSi pin goes to "L" when the data-receivable status becomes ready, which informs the transmission side that the reception has become ready. The output level of the RTSi pin goes to "H" when reception starts. So if the RTSi pin is connected to the CTSi pin on the transmission side, the circuit can transmission and reception data with consistent timing. With the internal clock, the RTS function has no effect.

If a low-level signal is applied to the NMI pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on NMI pin enabled), pins RTS2 and CLK2 go to a high-impedance state.

23.12.1.2 Transmission

When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

- The TE bit in the UiC1 register = 1 (transmission enabled)
- The TI bit in the UiC1 register = 0 (data present in UiTB register)
- If CTS function is selected, input on the CTSi pin = L

23.12.1.3 Reception

In operating the clock synchronous serial I/O, operating a transmitter generates a shift clock. Fix settings for transmission even when using the device only for reception. Dummy data is output to the outside from the TXDi (i = 0 to 2) pin when receiving data.

When an internal clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to 1 (transmission enabled) and write dummy data to the UiTB register, and the shift clock will thereby be generated. When an external clock is selected, set the TE bit to 1 and write dummy data to the UiTB register, and the shift clock will be generated when the external clock is fed to the CLKi input pin.

When successively receiving data, if all bits of the next receive data are prepared in the UARTi receive register while the RI bit in the UiC1 register = 1 (data present in the UiRB register), an overrun error occurs and the OER bit in the UiRB register is set to 1 (overrun error occurred). In this case, because the content of the UiRB register is undefined, a corrective measure must be taken by programs on the transmit and receive sides so that the valid data before the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the IR bit in the SiRIC register does not change state.

To receive data in succession, set dummy data in the lower-order byte of the UiTB register every time reception is made.

When an external clock is selected, the conditions must be met while if the CKPOL bit = 0, the external clock is in the high state; if the CKPOL bit = 1, the external clock is in the low state.

- The RE bit in the UiC1 register = 1 (reception enabled)
- The TE bit in the UiC1 register = 1 (transmission enabled)
- The TI bit in the UiC1 register = 0 (data present in the UiTB register)



23.12.2 Special Modes

23.12.2.1 Special Mode 1 (I²C Mode)

When generating start, stop and restart conditions, set the STSPSEL bit in the UiSMR4 register to 0 (start and stop conditions not output) and wait for more than half cycle of the transfer clock before setting each condition generate bit (bits STAREQ, RSTAREQ, and STPREQ) from 0 (clear) to 1 (start).

23.12.2.2 Special Mode 2

If a low-level signal is applied to the NMI pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on NMI pin enabled), pins RTS2 and CLK2 go to a high-impedance state.

23.12.2.3 Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting the U2IRS bit in the U2C1 register to 1 (transmission completed) and U2ERE bit in the U2C1 register to 1 (error signal output) after reset. Therefore, when using SIM mode, be sure to set the IR bit to 0 (no interrupt request) after setting these bits.



23.12.3 SI/Oi (i = 3 to 6) (1)

The SOUTi default value which is set to the SOUTi pin by the SMi7 in the SiC register bit approximately 10 ns may be output when changing the SMi3 bit in the SiC register from 0 (I/O port) to 1 (SOUTi output and CLKi function) while the SMi2 bit in the SiC register to 0 (SOUTi output) and the SMi6 bit is set to 1 (internal clock). And then the SOUTi pin is held high-impedance.

If the level which is output from the SOUTi pin is a problem when changing the SMi3 bit from 0 to 1, set the default value of the SOUTi pin by the SMi7 bit.

NOTE:

1. SI/O5 and SI/O6 are only in the 128-pin version.



23.13 A/D Converter

Set the ADCON0 (except bit 6), registers ADCON1 and ADCON2 when A/D conversion is stopped (before a trigger occurs). After stopping A/D conversion, the VCUT bit in the ADCON1 register is changed from 1 (VREF connected) to 0 (VREF not connected),

When the VCUT bit is changed from 0 to 1, start A/D conversion after passing 1 μs or longer.

To prevent noise-induced device malfunction or latch-up, as well as to reduce conversion errors, insert capacitors between the AVCC, VREF, and analog input pins (ANi (i = 0 to 7), ANO_i, and AN2_i) each and the AVSS pin. Similarly, insert a capacitor between the VCC pin and the VSS pin.

Figure 23.4 shows the Use of Capacitors to Reduce Noise.

Make sure the port direction bits for those pins that are used as analog inputs are set to 0 (input mode). Also, if the TGR bit in the ADCON0 register = 1 (external trigger), make sure the port direction bit for the ADTRG pin is set to 0 (input mode).

When using key input interrupt, do not use any of four pins AN4 to AN7 as analog inputs. (A key input interrupt request is generated when the A/D input voltage goes low.)

The ϕAD frequency must be 10 MHz or less. Without sample and hold, limit the ϕAD frequency to 250 kHz or more. With the sample and hold, limit the ϕAD frequency to 1 MHz or more.

When changing an A/D operating mode, select analog input pin again in bits CH2 to CH0 in the ADCON0 register and bits SCAN1 to SCAN0 in the ADCON1 register.




Figure 23.4 Use of Capacitors to Reduce Noise

If the CPU reads the ADi register (i = 0, 1) at the same time the conversion result is stored in the ADi register after completion of A/D conversion, an incorrect value may be stored in the ADi register. This problem occurs when a divide-by-n clock derived from the main clock or a sub clock is selected for CPU clock.

- When operating in one-shot or single-sweep mode
 Check to see that A/D conversion is completed before reading the target ADi register. (Check the IR bit in the ADIC register to see if A/D conversion is completed.)
- When operating in repeat mode or repeat sweep mode 0 or 1
 Use the main clock for CPU clock directly without dividing it.

If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to 0 (A/D conversion halted), the conversion result of the A/D converter is undefined. The contents of ADi register irrelevant to A/D conversion may also become undefined. If while A/D conversion is underway the ADST bit is set to 0 in a program, ignore the values of all ADi registers.

When setting the ADST bit to 0 in single sweep mode during A/D conversion and A/D conversion is aborted, disable the interrupt before setting the ADST bit to 0.

The applied intermediate potential may cause more increase in power consumption than other analog input pins (AN0 to AN3, AN0_0 to AN0_7, and AN2_0 to AN2_7), since the AN4 to AN7 are used with the $\overline{\text{KI0}}$ to $\overline{\text{KI3}}$.



23.14 CAN Module

23.14.1 Reading CiSTR Register (i = 0, 1)

The CAN module on the M16C/6N Group (M16C/6NK, M16C/6NM) updates the status of the CiSTR register in a certain period. When the CPU and the CAN module access to the CiSTR register at the same time, the CPU has the access priority; the access from the CAN module is disabled. Consequently, when the updating period of the CAN module matches the access period from the CPU, the status of the CAN module cannot be updated. (See **Figure 23.5 When Updating Period of CAN Module Matches Access Period from CPU**.)

Accordingly, be careful about the following points so that the access period from the CPU should not match the updating period of the CAN module:

- (a) There should be a wait time of 3fCAN or longer (see **Table 23.2 CAN Module Status Updating Period**) before the CPU reads the CiSTR register. (See **Figure 23.6 With a Wait Time of 3 fCAN Before CPU Read**.)
- (b) When the CPU polls the CiSTR register, the polling period must be 3 fCAN or longer. (See **Figure 23.7 When Polling Period of CPU is 3 fCAN or Longer**.)

Table 23.2 CAN Module Status Updating Period

Table 1011 Office of taking of taking to the table of taking to taking to the table of taking to taking the table of taking to the table of taking to taking the table of taking to taking the table of table of taking the table of taking the table of ta		
3fCAN Period = 3 × XIN (Original Oscillation Period) × Division Value of CAN Clock (CCLK)		
(Example 1) Condition XIN 16 MHz CCLK: Divide-by-1	3 fCAN period = $3 \times 62.5 \text{ ns} \times 1 = 187.5 \text{ ns}$	
(Example 2) Condition XIN 16 MHz CCLK: Divide-by-2	3 fCAN period = 3×62.5 ns $\times 2 = 375$ ns	
(Example 3) Condition XIN 16 MHz CCLK: Divide-by-4	3 fCAN period = 3×62.5 ns $\times 4$ = 750 ns	
(Example 4) Condition XIN 16 MHz CCLK: Divide-by-8	3 fCAN period = 3×62.5 ns $\times 8 = 1.5 \mu$ s	
(Example 5) Condition XIN 16 MHz CCLK: Divide-by-16	3 fCAN period = 3×62.5 ns $\times 16 = 3 \mu s$	






Figure 23.5 When Updating Period of CAN Module Matches Access Period from CPU




Figure 23.6 With Wait Time of 3 fCAN Before CPU Read




Figure 23.7 When Polling Period of CPU is 3 fCAN or Longer

23.14.2 Performing CAN Configuration

If the Reset bit in the CiCTLR register (i = 0, 1) is changed from 0 (operation mode) to 1 (reset/initialization mode) in order to place the CAN module from CAN operation mode into CAN reset/initialization mode, always be sure to check that the State_Reset bit in the CiSTR register is set to 1 (reset mode).

Similarly, if the Reset bit is changed from 1 to 0 in order to place the CAN module from CAN reset/initialization mode into CAN operation mode, always be sure to check that the State_Reset bit is set to 0 (operation mode).

The procedure is described below.

To Place CAN Module from CAN Operation Mode into CAN Reset/Initialization Mode

- Change the Reset bit from 0 to 1
- Check that the State_Reset bit is set to 1

To Place CAN Module from CAN Reset/Initialization Mode into CAN Operation Mode

- Change the Reset bit from 1 to 0
- Check that the State_Reset bit is set to 0




23.14.3 Suggestions to Reduce Power Consumption

When not performing CAN communication, the operation mode of CAN transceiver should be set to "standby mode" or "sleep mode".

When performing CAN communication, the power consumption in CAN transceiver in not performing CAN communication can be substantially reduced by controlling the operation mode pins of CAN transceiver.

Tables 23.3 and 23.4 show the Recommended Pin Connections.

Table 23.3 Recommended Pin Connections (In case of PCA82C250: Philips product)



NOTES:

- 1. The pin which controls the operation mode of CAN transceiver.
- 2. In case of Ta = 25 °C
- 3. Connect to enabled port to control CAN transceiver.

Table 23.4 Recommended Pin Connections (In case of PCA82C252: Philips product)

	Sleep Mode	Normal Operation Mode
STB pin (1)	"L"	"H"
EN pin (1)	"L"	"H"
Power consumption in	less than 50 μA	less than 35 mA
CAN transceiver (2)		
CAN communication	impossible	possible
Connection	PCA82C252 TXD CANH RXD CANL Port (3) Port (3) Port (3) "L" output	PCA82C252 CTXi CRXi Port (3) Port (4) Port (4) Port (5)

i = 0, 1 NOTES:


- 1. The pin which controls the operation mode of CAN transceiver.
- 2. Ta = 25 °C
- 3. Connect to enabled port to control CAN transceiver.

23.14.4 CAN Transceiver in Boot Mode

When programming the flash memory in boot mode via CAN bus, the operation mode of CAN transceiver should be set to "high-speed mode" or "normal operation mode". If the operation mode is controlled by the microcomputer, CAN transceiver must be set the operation mode to "high-speed mode" or "normal operation mode" before programming the flash memory by changing the switch etc.

Tables 23.5 and 23.6 show the Pin Connections of CAN Transceiver.


Table 23.5 Pin Connections of CAN Transceiver (In case of PCA82C250: Philips product)



i = 0, 1 NOTES:

- 1. The pin which controls the operation mode of CAN transceiver.
- 2. Connect to enabled port to control CAN transceiver.

Table 23.6 Pin Connections of CAN Transceiver (In case of PCA82C252: Philips product)



i = 0, 1 NOTES:

- 1. The pin which controls the operation mode of CAN transceiver.
- 2. Connect to enabled port to control CAN transceiver.

23.15 Programmable I/O Ports

If a low-level signal is applied to the $\overline{\text{NMI}}$ pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on $\overline{\text{NMI}}$ pin enabled), pins P7_2 to P7_5, P8_0 and P8_1 go to a high-impedance state.

Setting the SM32 bit in the S3C register to 1 causes the P9_2 pin to go to a high-impedance state. Setting the SM42 bit in the S4C register to 1 causes the P9_6 pin to go to a high-impedance state ⁽¹⁾. Setting the SM52 bit in the S5C register to 1 causes the P11_2 pin to go to a high-impedance state ⁽²⁾. Setting the SM62 bit in the S6C register to 1 causes the P11_6 pin to go to a high-impedance state ⁽²⁾.

NOTES:

- 1. When using SI/O4, set the SM43 bit in the S4C register to 1 (SOUT4 output, CLK4 function) and the port direction bit corresponding for SOUT4 pin to 0 (input mode).
- 2. The S5C and S6C registers are only in the 128-pin version. When using these registers, set these registers after setting the PU37 bit in the PUR3 register to 1 (Pins P11 to P14 are usable).

The input threshold voltage of pins differs between programmable I/O ports and peripheral functions. Therefore, if any pin is shared by a programmable I/O port and a peripheral function and the input level at this pin is outside the range of recommended operating conditions VIH and VIL (neither "high" nor "low"), the input level may be determined differently depending on which side—the programmable I/O port or the peripheral function—is currently selected.

When changing the PD14_i bit (i = 0, 1) in the PC14 register from 0 (input port) to 1 (output port), follow the procedures below (128-pin version only).

Setting Procedure

(1) Set P14_i bit :MOV.B #00000001b, PC14 ; P14_i bit setting
(2) Change PD14_i bit to 1 by MOV instruction :MOV.B #00110001b, PC14 ; Change to output port

Undefined values are read from bits P3_7 to P3_4, PD3_7 to PD3_4 by reading registers P3 and PD3 when bits PM01 to PM00 in the PM0 register are set to 01b (memory expansion mode) or 11b (microprocessor mode) and setting the PM11 bit to 1.

Use the MOV instruction when rewriting registers P3 and PD3 (including the case that the size specifier is ".W" and registers P2 and PD2 are rewritten) (Normal-ver. only).

When bits PM01 to PM00 are rewritten, "L" is output from pins P3_7 to P3_4 during 0.5 cycles of the BCLK by setting bits PM01 to PM00 in the PM0 register to 01b (memory expansion mode) or 11b (microprocessor mode) from 00b (single-chip mode) after setting the PM11 bit to 1 (Normal-ver. only).



23.16 Dedicated Input Pin

When dedicated input pin voltage is larger than VCC pin voltage, latch up occurs.

When different power supplied to the system, and input voltage of unused dedicated input pin is larger than voltage of VCC pin, connect dedicated input pin to VCC via resistor (approximately 1 $k\Omega$).

Figure 23.8 shows the Circuit Connection.

This note is also applicable when VINPUT exceeds VCC during power-up.

The resistor is not necessary when VCC pin voltage is same or larger than dedicated input pin voltage.




Figure 23.8 Circuit Connection

23.17 Electrical Characteristic Differences between Mask ROM and Flash Memory Version MCUs

Flash memory version and mask ROM version may have different characteristics, operating margin, noise tolerated dose, noise width dose in electrical characteristics due to internal ROM, different layout pattern, etc. When switching to the mask ROM version, conduct equivalent tests as system evaluation tests conducted in the flash memory version.

* Mask ROM version is only in Normal-ver..



23.18 Mask ROM Version (Normal-ver. only)

When using the masked ROM version, write nothing to internal ROM area.



23.19 Flash Memory Version

23.19.1 Functions to Prevent Flash Memory from Rewriting

ID codes are stored in addresses 0FFFDFh, 0FFFE3h, 0FFFEBh, 0FFFEFh, 0FFFF3h, 0FFFF7h, and 0FFFFBh. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode and CAN I/O mode.

The ROMCP register is mapped in address 0FFFFh. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of MCU, these addresses are allocated to the vector addresses (H) of fixed vectors.

23.19.2 Stop Mode

When entering stop mode, execute the instruction which sets the CM10 bit to 1 (stop mode) after setting the FMR01 bit to 0 (CPU rewrite mode disabled) and disabling the DMA transfer.

23.19.3 Wait Mode

When entering wait mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before executing the WAIT instruction.

23.19.4 Low Power Dissipation Mode and On-Chip Oscillator Low Power Dissipation Mode

If the CM05 bit is set to 1 (main clock stopped), do not execute the following commands:

- Program
- Block erase
- Erase all unlocked blocks
- · Lock bit program
- · Read lock bit status

23.19.5 Writing Command and Data

Write commands and data to even addresses in the user ROM area.

23.19.6 Program Command

By writing xx40h in the first bus cycle and data to the write address in the second bus cycle, an auto-program operation (data program and verify) will start. The address value specified in the first bus cycle must be the same even address as the write address specified in the second bus cycle.

23.19.7 Lock Bit Program Command

By writing xx77h in the first bus cycle and xxD0h to the highest-order even address of a block in the second bus cycle, the lock bit for the specified block is set to 0. The address value specified in the first bus cycle must be the same highest-order even address of a block specified in the second bus cycle.

23.19.8 Operating Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), set the CM11 bit in the CM1 register to 0 (main clock), select 10 MHz or less for CPU clock using the CM06 bit in the CM0 register and bits CM17 to CM16 in the CM1 register. Also, set the PM17 bit in the PM1 register to 1 (with wait state).



23.19.9 Prohibited Instructions

The following instructions cannot be used in EW0 mode because the CPU tries to read data in flash memory: the UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction

23.19.10 Interrupts

EW0 Mode

To use interrupts having vectors in a relocatable vector table, the vectors must be relocated to the RAM area.

- The NMI and watchdog timer interrupts are available since registers FMR0 and FMR1 are forcibly reset when either interrupt request is generated. Allocate the jump addresses for each interrupt service routines to the fixed vector table. Flash memory rewrite operation is suspended when the NMI or watchdog timer interrupt request is generated. Execute the rewrite program again after exiting the interrupt routine.
- The address match interrupt is not available since the CPU tries to read data in the flash memory.

EW1 Mode

- Do not acknowledge any interrupts with vectors in the relocatable vector table or address match interrupt during auto-programming or auto-erasure.
- Do not use the watchdog timer interrupt.
- The NMI interrupt is available since registers FMR0 and FMR1 are forcibly reset when the interrupt request is generated. Allocate the jump address for the interrupt service routine to the fixed vector table. Flash memory rewrite operation is suspended when the NMI interrupt request is generated. Execute the rewrite program again after exiting the interrupt service routine.

23.19.11 How to Access

To set the FMR01, FMR02, or FMR11 bit to 1, write 1 after first setting the bit to 0. Do not generate an interrupt or a DMA transfer between the instruction to set the bit to 0 and the instruction to set the bit to 1. Set the bit while an "H" signal is applied to the $\overline{\text{NMI}}$ pin.

23.19.12 Rewriting in User ROM Area

EW0 Mode

If the supply voltage drops while rewriting the block where the rewrite control program is stored, the flash memory cannot be rewritten because the rewrite control program is not correctly rewritten. If this error occurs, rewrite the user ROM area while in standard serial I/O mode, parallel I/O mode, or CAN I/O mode.

EW1 Mode

Avoid rewriting any block in which the rewrite control program is stored.

23.19.13 DMA Transfer

In EW1 mode, do not perform a DMA transfer while the FMR00 bit in the FMR0 register is set to 0 (auto-programming or auto-erasure).



23.20 Flash Memory Programming Using Boot Program

When programming the internal flash memory using boot program, be careful about the pins state and connection as follows.

23.20.1 Programming Using Serial I/O Mode

CTX0 pin: This pin automatically outputs "H" level.

CRX0 pin : Connect to CAN transceiver or connect via resister to VCC (pull-up)

Figure 23.9 shows the Pin Connection for Programming Using Serial I/O Mode.




Figure 23.9 Pin Connection for Programming Using Serial I/O Mode

23.20.2 Programming Using CAN I/O Mode

RTS1 pin: This pin automatically outputs "H" and "L" level.

Figure 23.10 shows the Pin Connection for Programming Using CAN I/O Mode.




Figure 23.10 Pin Connection for Programming Using CAN I/O Mode

23.21 Noise

Connect a bypass capacitor (approximately 0.1 μ F) across pins VCC1 and VSS, and pins VCC2 and VSS using the shortest and thicker possible wiring.

Figure 23.11 shows the Bypass Capacitor Connection.






Figure 23.11 Bypass Capacitor Connection

Appendix 1. Package Dimensions





Memo



Register Index

Α		DM0CON, DM1CON	106	S3IC, S4IC	87
	005	DM0IC, DM1IC	86	S3TRR to S6TRR	137
ADO to AD7		DM0SL	105	S5IC, S6IC	86
ADCON1 204,207,209,2		DM1SL	106	SAR0, SAR1	107
ADCON0 204,207,209,2		DTT	142	_	
ADIC		_		Т	
ADIC		F		TA0	116
AIER		FMR0	266	TA0IC	86
AIER2	100	FMR1	266	TA0MR 116,	119,121,126,128
С		ī		TA1	116,143
C01ERRIC	86	1		TA11	_
C01WKIC		ICTB2		TA1IC	
C0AFS, C1AFS		IDB0, IDB1		TA1MR 116,119,1	121,126,128,146
COCONR, C1CONR		IFSR0		TA2	
COCTLR, C1CTLR		IFSR1		TA21	143
C0GMR, C1GMR		IFSR2		TA2IC	
COICR, C1ICR		INT0IC to INT8IC		TA2MR 116,119,121,	123,126,128,146
C0IDR, C1IDR		INVC0		TA3	
COLMAR, C1LMAR		INVC1	141	TA3IC	87
COLMBR, C1LMBR		K		TA3MR 116,119,1	121,123,126,128
COMCTL0 to COMCTL15			00	TA4	
CORECIC		KUPIC	86	TA41	143
CORECR, C1RECR		0		TA4IC	86
COSSTR, C1SSTR		ONSF	110	TA4MR 116,119,121	,123,126,128,146
C0STR, C1STR		ONOI	110	TABSR	117,132,145
COTECR, C1TECR		Р		TB0	
COTRMIC		P0 to P13	255	TB0IC	86
C0TSR, C1TSR		PC14		TB0MR 1	131,133,134,136
C1MCTL0 to C1MCTL15		PCLKR		TB1	131
C1RECIC		PCR		TB1IC	
C1TRMIC		PD0 to PD13		TB1MR 1	
CAN0/1 Slot 0 to 15		PLC0		TB2	131,143
: Time Stamp	225.226	PM0		TB2IC	
: Data Field		PM1		TB2MR 131,1	33,134,136,146
: Message Box	*	PM2		TB2SC	144
CCLKR		PRCR		TB3	
CM0		PUR0 to PUR2	256	TB3IC	
CM1		PUR3		TB3MR 1	
CM2	60	_		TB4	
CPSRF		R		TB4IC	
CRCD	221	RMAD0 to RMAD3	100	TB4MR 1	
CRCIN	221	ROMCP	263	TB5	
CSE	52	•		TB5IC	
CSR	46	S		TB5MR 1	
		SORIC to S2RIC		TBSR	
D		S0TIC to S2TIC		TCR0, TCR1	
DA0, DA1	220	S3456TRR		TRGSR	118,145
DACON	220	S3BRG to S6BRG			
DAR0, DAR1	107	S3C to S6C	197		

U

U0BCNIC to U2BCNIC	. 86
U0BRG to U2BRG	153
U0C0 to U2C0	154
U0C1 to U2C1	155
U0MR to U2MR	154
U0RB to U2RB	153
U0SMR to U2SMR	156
U0SMR2 to U2SMR2	157
U0SMR3 to U2SMR3	157
U0SMR4 to U2SMR4	158
U0TB to U2TB	153
UCON	156
UDF	117
307	
W	
WDC	-
WDTS	102

Day	Dete	Description		
Rev.	Date	Page Summary		
1.00	Sep. 30, 2004	_	First edition issued	
1.01	Nov. 01, 2004	_	Revised edition issued	
			* Revised parts and revised contents are as follows (except for expressional change).	
		3	Table 1.2 Performance Outline of M16C/6N Group (128-pin Version: M16C/6NM)	
			• Interrupt: Internal interrupt source is revised from "32 sources" to "34 sources".	
		270	Table 21.2 Recommended Operating Conditions (1)	
			• I _{OH(peak)} : Unit is revised from "V" to "mA".	
		271	Table 21.3 Recommended Operating Conditions (2)	
			• NOTE 3: "VCC = 3.0 ± 0.3 V" is revised to "VCC = 3.3 ± 0.3 V".	
		291	22.9.1.2 Timer A (Event Counter Mode) is revised.	
1.10	Jul. 01, 2005	_	Revised edition issued	
			*The contents of product are revised. (T/V-ver. is added.)	
			* Revised parts and revised contents are as follows (except for expressional change).	
		2	Table 1.1 Performance outline of M16C/6N Group (100-pin Version: M16C/6NM)	
			Performance outline of T/V-ver. is added.	
		3	Table 1.2 Performance outline of M16C/6N Group (128-pin Version: M16C/6NN)	
		_	Performance outline of T/V-ver. is added.	
		5	Table 1.3 Product List is revised. (T/V-ver. is added.)	
			Figure 1.2 Type No., Memory Size, and Package: "Characteristics" is added.	
		13	Figure 4.1 SFR Information (1): The value of After Reset in CM2 Register is revised.	
		19	Figure 4.7 SFR Information (7): NOTE 1 is revised.	
		39 55	Figure 7.4 CM2 Register: The value of After Reset is revised.	
		55 70	Figure 7.13 State Transition in Normal Operation Mode: NOTE 7 is revised.	
		78	9.10 Address Match Interrupt: After of 13th line	
			• "Note that when using the external bus in 8-bit width, no address match interrupts can be used for external areas." is deleted.	
		176	Figure 14.37 (upper) SiC Register: NOTE 4 is revised.	
		207	Figure 18.6 C0MCTLj and C1MCTLj Registers	
		207	RemActive bit: Function is revised.	
			RspLock bit: Bit Name is revised.	
			NOTE 2 is revised.	
		208	Figure 18.7 C0CTLR and C1CTLR Registers (upper)	
			LoopBack bit: The expression of Function is revised.	
			BasicCAN bit: The expression of Function is revised.	
			Figure 18.7 C0CTLR and C1CTLR Registers (lower)	
			•TSPreScale bit: Bit Symbol is revised. ("Bit1, Bit0" is deleted.)	
			TSReset bit: The expression of Function is revised.	
			RetBusOff bit: The expression of Function is revised.	
			RXOnly bit: The expression of Function is revised.	
		209	Figure 18.8 C0STR and C1STR Registers (upper): NOTE 1 is deleted.	
			Figure 18.8 C0STR and C1STR Registers (lower)	
			State_LoopBack bit: The expression of Function is revised.	
			State_BasicCAN bit: The expression of Function is revised.	

Day	Data		Description
Rev.	Date	Page	Summary
1.10	Jul. 01, 2005	212	Figure 18.11 C0RECR, C1RECR Registers, C0TECR, C1TECR Registers, C0TSR,
			C1TSR Registers, and C0AFS, C1AFS Registers
			CORECR, C1RECR Registers: NOTE 2 is deleted.
			C0TECR, C1TECR Registers: NOTE 1 is deleted.
			C0TSR, C1TSR Registers: NOTE 1 is deleted.
		223	18.15.1 Reception (1): "(refer to 18.15.2 Transmission)" is deleted.
		228	Figure 19.1 I/O Ports (1): "P7_0" in 4th figure is deleted.
		230	Figure 19.3 I/O Ports (3): "P7_0" is added to middle figure.
		232	Figure 19.6 I/O Pins: NOTE 1 is deleted.
		272	Table 21.4 Electrical Characteristics (1)
			 Measuring Condition of Vol is revised from "Lol = -200μA" to "Lol = 200μA".
		273	Table 21.5 Electrical Characteristics (2): Mask ROM (5th item)
			• "f(XCIN)" is changed to "(f(BCLK)).
		274	Table 21.6 A/D Conversion Characteristics: "Tolerance Level Impedance" is deleted.
		307	22.14 Programmable I/O Ports: last 1 to 2 lines
			• (1) Setting Procedure is revised from "#00 <u>01</u> 0000b" to "#000000 <u>01</u> b".
			• (2) Setting Procedure is revised from "#00 <u>01</u> 00 <u>11</u> b" to "#00 <u>11</u> 00 <u>01</u> b".
2.00	Nov. 28, 2005	-	Revised edition issued
			* Memory expansion and microprocessor modes are added to Normal-ver
			* Electric Characteristics of T/V-ver. is added.
			* Revised parts and revised contents are as follows (except for expressional change).
		1	1.1 Applications: Comment of T/V-ver. is added.
		2	Table 1.1 Performance Outline (100-pin version): Operation Mode of Normal-ver. is revised.
		3	Table 1.2 Performance Outline (128-pin version): Operation Mode of Normal-ver. is revised.
		5	Table 1.3 Product List: NOTE 1 is added.
		6	Figure 1.3 Pin Configuration (1): Bus control pins are added and NOTE 2 is added.
		7, 8	Tables 1.4 and 1.5 Pin Characteristics in 100-pin version (1)(2) are added.
		9	Figure 1.4 Pin Configuration (2): Bus control pins are added and NOTE 2 is added.
		10 to 12	Tables 1.6 to 1.8 Pin Characteristics in 128-pin version (1)(2)(3) are added.
		13 to 15	Tables 1.8 to 1.10 Pin Description (1)(2)(3) are revised.
		18	3. Memory: Last 2 sentences (In memory expansion / Use T-V-ver.) are added.
			Figure 3.1 Memory Map: NOTES 1 and 2 are added.
		19	Table 4.1 SFR Information (1)
			Value of After Reset in PM0 is revised.
			CSR Register is added to 0008h.
			CSE Register is added to 001Bh.
			NOTES 1, 3 and 4 are added.
		34	Table 4.16 SFR Information (16)
			Value of After Reset in PUR1 is revised.
			NOTE 1 is added.
		35 to 37	5. Reset: Layout is changed.
		36	Figure 5.2 Reset Sequence is revised.
		36	Table 5.1 Pin Status When RESET Pin Level is "L" is revised.

Day	Doto		Description
Rev.	Date	Page	Summary
2.00	Nov. 28, 2005	37	5.2 Software Reset, 5.3 Watchdog Timer Reset, 5.4 Oscillation Stop Detection Reset:
			Last sentence (Processor mode remains) is added to each section.
			5.5 Internal Space is added.
		38	6.1 Types Processor Mode is added.
			Table 6.1 Features of Processor Modes is added.
		39	6.2 Setting Processor Modes is added.
			Table 6.2 Processor Mode After Hardware Reset and Table 6.3 PM01 to PM00 Bits Set
			Values and Processor Modes are added.
		40	Figure 6.1 PM0 Register is revised.
		41	Figure 6.2 PM1 Register is revised.
		43, 44	Figures 6.4 to 6.7 Memory Map and CS Area in Memory Expansion Mode and Microprocessor
			Mode (1) to (4) are added.
		45 to 55	7. Bus is added.
		56	Table 8.1 Clock Generating Circuit Specifications: NOTE 1 is added.
		63	Figure 8.8 PLC0 Register: NOTE 4 is added.
		64	Figure 8.9 Examples of Main Clock Connection Circuit is revised.
		65	Figure 8.10 Examples of Sub Clock Connection Circuit is revised.
		66	8.1.4 PLL Clock
			• 9th line: The sentence (When the PLL to) is added.
			NOTE 1 is added.
			Table 8.2 Example for Setting PLL Clock Frequencies: NOTES 2 and 3 are added.
		68	8.2.1 CPU Clock and BCLK
			10th line: The sentence (During memory expansion) is added.
		69	8.4.1.2 PLL Operation Mode: NOTE 1 is added.
		70	8.4.1.6 On-chip Oscillator Mode: Last sentence (When the operation mode is) is added.
			8.1.1.7 On-chip Oscillator Low Power Dissipation Mode: Last sentence (When the
			operation mode is) is deleted.
		71	Table 8.4 Pin Status During Wait Mode is revised.
		73	Table 8.6 Interrupts to Stop Mode and Use Conditions is added.
			Table 8.7 Pin Status in Stop Mode is revised.
		76	Figure 8.13 State Transition in Normal Operation Mode: NOTE 7 is deleted.
		87	Figure 10.4 Interrupt Control Registers (2): NOTE 2 is added.
		92	10.5.8 Returning from an Interrupt Routine: Last sentence (Register bank) is added.
			10.5.9 Interrupt Priority: First sentence (If two or more) is revised.
			10.5.10 Interrupt Priority Resolution Circuit: First sentence (The interrupt priority level) is revised.
		96	Figure 10.12 IFSR1 Register: NOTES 2 and 4 are revised.
		99	10.10 Address Match Interrupt
			Second line from the bottom: The sentence (Note that when) is added.
		104	Table 12.1 DMAC Specifications: DMA transfer Cycles is added.
		108	12.1 Transfer Cycle: 3rd and 4th sentences (During / Furthermore) are revised
			and NOTES 1 and 2 are added.
			12.1.2 Effect of BYTE Pin Level is added.

Boy	Data	Description		
Rev.	Date	Page	Summary	
2.00	Nov. 28, 2005	108	12.1.3 Effect of Software Wait: 3rd to 9th lines is moved from next section of 12.1.2.	
			12.1.4 Effect of RDY Signal is added.	
		110	Table 12.2 DMA Transfer Cycles is revised.	
			Table 12.3 Coefficient j, k is revised.	
		112	12.5 Channel Priority and DMA Transfer Timing: Last sentence (Refer to) is added.	
		128	Figure 13.12 TA0MR to TA4MR Registers in PWM Mode: b2 is revised from "1" to "(blank)".	
		139	Figure 14.1 Three-Phase Motor Control Timer Function Block Diagram is revised.	
		140	Figure 14.2 INVC0 Register: NOTES 5 and 6 are revised.	
		153	Figure 15.5 U0BRG to U2BRG Registers (lower): NOTE 3 is added.	
		154	Figure 15.6 U0C0 to U2C0 Registers (lower): NOTE 5 is added.	
		171	Table 15.9 Example of Bit Rates and Settings: 20 MHz and NOTE 1 are added.	
		197	Figure 15.37 SiC Register (upper): NOTE 7 is added.	
			Figure 15.37 SiBRG Register (middle): NOTE 4 is added.	
		203	Figure 16.1 A/D Converter Block Diagram	
			 ADGSEL1 to ADGSEL0 (right/lower) is revised from "10b" to "11b". NOTE 1 is added. 	
		217	16.2.6 Output Impedance of Sensor under A/D Conversion	
		217	 10.2.6 Output impedance of Sensor under A/D conversion 10th line: f(XIN) is revised to f(φAD). 	
		218	Figure 16.10 Analog Input Pin and External Sensor Equivalent Circuit	
		210	• fAD is revised to \$\phiAD\$.	
		219	Figure 17.1 D/A Converter Block Diagram is revised.	
		220	Figure 17.2 DA0 and DA1 Registers: Setting Range is added.	
			Figure 17.3 D/A Converter Equivalent Circuit: NOTE 2 is added.	
		222	Figure 18.3 CRC Calculation is partly revised.	
		233	Figure 19.11 C0TECR, C1TECR Registers (2nd register): NOTE 1 is added.	
		238	Table 19.2 Examples of Bit-rate: NOTE 2 is added.	
		244	19.15.1 Reception: (5) is partly revised.	
		247	20. Programmable I/O Ports	
			8th line (Each pin functions) is partly revised.	
			Last sentence (When using) is added.	
			NOTE 1 is added.	
		248	20.1 PDi Register	
			4th line: The sentence (During memory expansion) is added.	
			NOTE 1 is added.	
			20.2 Pi Register	
			9th line: The sentence (During memory expansion) is added.	
			NOTE 1 is added.	
			20.3 PURj Register	
			• 5th line: The sentence (However, the pull-up) is added.	
		05.	NOTE 1 is added. NOTE 2 is added.	
		254	Figure 20.7 PDi Registers (upper): NOTE 2 is added.	
		255	Figure 20.8 Pi Registers (upper): NOTE 2 is added.	
		256	Figure 20.9 PUR0 Register (upper): NOTE 1 is added.	
			Figure20.9 PUR1 Register (middle): NOTES 1, 2 and 3 are added.	

Rev.	Data		Description
nev.	Date	Page	Summary
2.00	Nov. 28, 2005	258	Table 20.3 Unassigned Pin Handling in Memory Expansion Mode and Microprocessor
			Mode (Normal-ver. only) is added.
		259	Figure 20.12 Unassigned Pins Handling
			Figure of memory expansion mode or microprocessor mode is added.
			NOTES 1 and 3 are added.
		260	Table 21.2 Flash Memory Rewrite Modes Overview
			Operation Mode of CPU Rewrite Mode is revised.
			NOTE 2 is revised.
			NOTE 4 is added.
		261	21.1 Memory Map: 2nd sentence (The user ROM) is revised.
		263	Figure 21.2 ROMCP Register is revised.
		264	Table 21.3 EW0 Mode and EW1 Mode
			Flash Memory Status Detection of EW0 Mode is revised.
			NOTES 1 and 2 are revised.
			NOTE 3 is added.
		265	21.3.2 EW1 Mode: Last sentence (When an erase/program) is added.
		267	21.3.3.4 FMSTP Bit
			• 8th line: Procedure to change the FMSTP bit setting (1) to (4) are added.
		269	Figure 21.5 Setting and Resetting of EW0 Mode
			• First frame: "memory expansion mode" is added.
			NOTE 5 is revised and NOTE 6 is added. Figure 24.0 Only and Department of FMd Marks NOTE 4 is revised.
		070	Figure 21.6 Setting and Resetting of EW1 Mode: NOTE 1 is revised.
		270	Figure 21.7 Processing Before and After Low Power Dissipation Mode or On-chip Oscillator
			Low Power Dissipation Mode
			• Title, First and second frames (left) and top of right: "on-chip oscillator low power dissipation mode" is added.
		272	21.3.4.11 Stop Mode is revised.
		212	21.3.4.12 Low Power Dissipation Mode and On-chip Oscillator Low Power Dissipation
			Mode is partly revised.
		275	21.3.5.5 Block Erase Command: Last sentence (Also execute) is added.
			Figure 21.9 Block Erase Command: NOTES 2 and 3 are added.
		281	Figure 21.12 Full Status Check and Handling Procedure for Each Error
			• Erase error: (4) is added.
		283	Table 21.7 Pin Functions for Standard Serial I/O Mode
			Description of VCC1, VCC2, VSS is revised.
			Description of P8_4 is revised.
			NOTE 1 is revised.
			NOTE 2 is added.
		286	Figures 21.15 and 21.16 Circuit Application in Serial I/O Mode 1/2
			"VCC1" and "VCC2" are added.
		288	Table 21.8 Pin Functions for CAN I/O Mode
			Description of VCC1, VCC2, VSS is revised.
			Description of P8_4 is revised.
			NOTE 1 is added.

Rev.	Date		Description
nev.	Dale	Page	Summary
2.00	Nov. 28, 2005	291	Figure 21.19 Circuit Application in CAN I/O Mode: "VCC1" and "VCC2" are added.
		293	Table 22.2 Recommended Operating Conditions (1) is partly revised.
		297	Table 22.4 Electrical Characteristics (1): HOLD and RDY are added to V _T + - V _T
		299	Table 22.12 Memory Expansion Mode and Microprocessor Mode is added.
		302 to 304	Switching Characteristics are added.
		306 to 312	Figures 22.5 to 22.11 Timing Diagram (2) to (8) are added.
		313 to 327	Characteristics of 3.3 V in Normal-ver. are added.
		328 to 337	22.2 Electrical Characteristics (T/V-ver.) is added.
		339	23.2 External Bus (Normal-ver. only) is added.
		342	23.5 Power Control: 4th and 5th items (When entering wait mode / When entering
			stop mode) are revised.
		360	Figure 23.4 Use of Capacitors to Reduce Noise is partly revised.
		361	23.13 A/D Converter: Last item (The applied intermediate) is added.
		367	23.15 Programmable I/O Ports: 5th and 6th items (Indeterminate values \dots / When the
			PM01) are added.
		371	23.19.2 Stop Mode is revised.
			23.19.4 Low Power Dissipation Mode and On-Chip Oscillator Low Power Dissipation
			Mode is partly revised.
			23.19.8 Operation Speed is revised.
2.10	Apr.14, 2006	_	Revised edition issued
			* Revised parts and revised contents are as follows (except for expressional change).
		5	Table 1.3 Product Information: NOTE 2 is added.
		26	Table 4.8 SFR Information (8)
			The value of After Reset in IDB0 register is revised. The value of After Reset in IDB0 register is revised.
		50	• The value of After Reset in IDB1 register is revised.
		50	Table 7.5 MCU Status in Hold State
			• Item: "P10" is revised to "P14 ⁽³⁾ ".
		75	NOTE 3 is added. Figure 3.10 State Transition to Stan Made and Weit Made is revised.
		75 108	Figure 8.12 State Transition to Stop Mode and Wait Mode is revised.
		100	12.1.3 Effect of Software Wait: 3rd to 9th lines (Figure 12.5 shows required.) is moved to next section of 12.1.4.
		119	Figure 13.7 Registers TA0MR to TA4MR in Timer Mode: NOTE 2 is added.
		126	Figure 13.11 Registers TA0MR to TA4MR in One-shot Timer Mode: NOTE 3 is added.
		128	Figure 13.12 Registers TA0MR to TA4MR in Pulse Width Modulation Mode:
		120	NOTE 4 is added.
		133	Figure 13.18 Registers TB0MR to TB5MR in Timer Mode: NOTE 1 is added.
		136	Figure 13.20 Registers TA0MR to TA4MR in Pulse Period and Pulse Width Measurement
			Mode: NOTE 2 is added.
		141	Figure 14.3 INVC1 Register: NOTE 6 is added.
		142	Figure 14.4 Registers IDB0 and IDB1 (upper): The value of After Reset is revised.
		146	Figure 14.8 Registers TA1MR, TA2MR, TA4MR (upper): NOTE 1 is added.
			Figure 14.8 TB2MR Register (lower): NOTE 1 is added.

Rev.	Date		Description
TICV.	Date	Page	Summary
2.10	Apr.14, 2006	150, 151	Figures 15.1 to 15.3 are revised.
		153	Figure 15.5 Registers U0RB to U2RB (middle): NOTE 3 is added.
		154	Figure 15.6 Registers U0C0 to U2C0 (lower): NOTE 6 is added.
		159	Table 15.1 Clock Synchronous Serial I/O Mode Specifications
			• Transfer clock: "fj/2(n+1)" is revised to "fj/(2(n+1))".
			Note 3 is revised.
		162	Figure 15.11 Transmit and Receive Operation is revised.
		167	Table 15.5 UART Mode Specifications: NOTE 2 is revised.
			• Transfer clock: "fj/16(n+1)" is revised to "fj/(16(n+1))" and "fEXT/16(n+1)" is revised
			to "fEXT/(16(n+1))" .
		470	Note 2 is revised.
		170	Figure 15.17 Transmit Operation is revised.
		171	Table 15.9 Example of Bit Rates and Settings: "Actual Time" is revised to "Bit Rate".
		175	Table 15.10 I ² C Mode Specifications
		177	• Transfer clock: "fj/2(n+1)" is revised to "fj/(2(n+1))". Table 15.11 Registers to Be Used and Settings in I ² C Mode: NOTE 3 is added.
		184	Table 15.11 Registers to be osed and Settings if 1 C Mode. NOTE 3 is added. Table 15.14 Special Mode 2 Specifications
		104	Transfer clock: "fj/2(n+1)" is revised to "fj/(2(n+1))".
		191	Table 15.17 SIM Mode Specifications
			Transfer clock: "fj/16(n+1)" is revised to "fj/(16(n+1))" and "fEXT/16(n+1)" is revised
			to "fEXT/(16(n+1))".
		193	Figure 15.32 Transmit and Receive Timing in SIM Mode is revised.
		195	15.1.6.2 Format is revised.
		197	Figure 15.37 SiC Register (upper): NOTE 8 is added.
		199	Table 15.19 SI/Oi Specifications
			• Transfer clock: "fj/2(n+1)" is revised to "fj/(2(n+1))".
		200	Figure 15.39 SI/Oi Operation Timing: Cycle and Note 1 is revised. (1.5 -> 0.5 to 1.0)
		201	15.2.3 Functions for Setting SOUTi Initial Value: 2nd item (However) is added.
		220	Figure 17.3 D/A Converter Equivalent Circuit is revised.
		229	Figure 19.7 Registers C0CTLR and C1CTLR (upper): NOTE 4 is added.
		233	Figure 19.11 Registers C0TSR and C1TSR (3rd register): NOTE 1 is added.
		234	Figure 19.12 Transition between Operational Modes is revised.
		235	19.5.3 CAN Sleep Mode
		000	• 1st item: "and Reset bit to 0" is deleted.
		238	Table 19.2 Examples of Bit-rate is revised.
		258	Table 20.3 Unassigned Pin Handling in Memory expansion Mode and Microprocessor Mode
		295	 Pin Name: "P0 to P7" is revised to "P6, P7". Table 22.4 Electrical Characteristics (1): Hysteresis XIN is deleted.
		313	Table 22.28 Electrical Characteristics: Hysteresis XIN is deleted.
		331	Table 22.49 Electrical Characteristics (1): Hysteresis XIN is deleted.
		342	23.5 Power Control
		J 72	5th item: Notes when entering stop mode is revised.
		343	6th item: Notes is added.

M16C/6N Group (M16C/6NK, M16C/6NM) Hardware Manual

Rev. Date Description			Description
		Page	Summary
2.10	Apr.14, 2006	360	23.13 A/D Converter
			1st item: "After stopping" is added.

M16C/6N Group (M16C/6NK, M16C/6NM) Hardware Manual

Publication Data: Rev.1.00 Sep 30, 2004

Rev.2.10 Apr 14, 2006

Published by : Sales Strategic Planning Div.

Renesas Technology Corp.

© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.

M16C/6N Group (M16C/6NK, M16C/6NM) Hardware Manual

