



#### **Features**

- High speed
  □ 15 ns
- Fast t<sub>DOE</sub>
- CMOS for optimum speed/power
- Low active power

  □ 550 mW (max, 15 ns "L" version)
- Low standby power
  □ 0.275 mW (max, "L" version)
- 2 V data retention ("L" version only)
- Easy memory expansion with CE and OE features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected

### **Functional Description**


The CY7C199N is a high-performance CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE) and active LOW Output Enable (OE) and three-state drivers. This device has an automatic power-down feature, reducing the power consumption by 81% when deselected. The CY7C199N is in the standard 300-mil-wide DIP, SOJ, and LCC packages.

An active LOW Write Enable signal ( $\overline{\text{WE}}$ ) controls the writing/reading operation of the memory. When  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs are both LOW, data on the eight data input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the memory location addressed by the address present on the address pins (A<sub>0</sub> through A<sub>14</sub>). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  active LOW, while  $\overline{\text{WE}}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and Write Enable (WE) is HIGH. A die coat is used to improve alpha immunity.

For a complete list of related documentation, click here.

### **Logic Block Diagram**





### Contents


Pin Configuration	3
Selection Guide	
Maximum Ratings	
Operating Range	4
Electrical Characteristics	4
Capacitance	5
AC Test Loads and Waveforms	
Data Retention Characteristics	5
Data Retention Waveform	5
Switching Characteristics	
Switching Waveforms	
Typical DC and AC Characteristics	
Truth Table	10

Ordering Information	10
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	12
Document History Page	13
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	14
Cypress Developer Community	14
Technical Support	



# **Pin Configuration**

Figure 1. 28-pin TSOP 1 pinout



### **Selection Guide**

Description			Unit
Maximum Access Time		15	ns
Maximum Operating Current	L	100	mA
Maximum CMOS Standby Current	L	0.05	mA



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Power Applied .......55 °C to +125 °C Supply Voltage to Ground Potential (Pin 28 to Pin 14) ......–0.5 V to +7.0 V DC Voltage Applied to Outputs in High Z State  $^{[1]}$  ......-0.5 V to V $_{\rm CC}$  + 0.5 V

DC Input Voltage [1]	0.5 V to V <sub>CC</sub> + 0.5 V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature [2]	V <sub>CC</sub>
Commercial	0 °C to +70 °C	5 V $\pm$ 10%

#### **Electrical Characteristics**

Over the Operating Range

Downwoodow	Decemention	Test Conditions		-15		l lni4
Parameter	Description	Test Conditions	Min	Max	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min, $I_{OH}$ = $-4.0$ mA		2.4	_	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0 mA		_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage			-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$		-5	+5	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled		<b>-</b> 5	+5	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC}$ = Max, $I_{OUT}$ = 0 mA, f = $f_{MAX}$ = 1/ $t_{RC}$	L	_	100	mA
I <sub>SB1</sub>	Automatic CE Power-down Current – TTL Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{ f = f}_{\text{MAX}} \end{aligned}$	L	_	5	mA
I <sub>SB2</sub>	Automatic CE Power-down Current – CMOS Inputs	$\begin{array}{l} \underline{\text{Max}} \ V_{\text{CC}}, \\ \text{CE} \geq V_{\text{CC}} - 0.3 \ \text{V}, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3 \ \text{V}, \text{or} \ V_{\text{IN}} \leq 0.3 \ \text{V}, \text{f} = 0.3 \ \text{V}. \end{array}$	L	-	0.05	mA

V<sub>IL</sub> (min) = -2.0 V for pulse durations of less than 20 ns.
 T<sub>A</sub> is the "instant on" case temperature.




### Capacitance

Parameter [3]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25  ^{\circ}\text{C}, f = 1  \text{MHz}, V_{CC} = 5.0  \text{V}$	8	pF
C <sub>OUT</sub>	Output capacitance		8	pF

### **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms [4]




#### **Data Retention Characteristics**

Over the Operating Range (L-version only)

Parameter	Description	Conditions <sup>[5]</sup>	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention	$V_{CC} = V_{DR} = 2.0 \text{ V},$ $CE \ge V_{CC} - 0.3 \text{ V},$	2.0	_	V
I <sub>CCDR</sub>	Data Retention Current L	CE	_	10	μΑ
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time	V <sub>IN</sub> ≤ 0.3 V	0	-	ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time		200	_	μS

### **Data Retention Waveform**

Figure 3. Data Retention Waveform



- 3. Tested initially and after any design or process changes that may affect these parameters.
- t<sub>R</sub>≤ 3 ns for -15 speed.
- 5. No input may exceed  $V_{CC}$  + 0.5 V.



## **Switching Characteristics**

Over the Operating Range

Parameter [6]	Post father	7C1	99-15	11.24
Parameter [9]	Description	Min	Max	Unit
Read Cycle				•
t <sub>RC</sub>	Read Cycle Time	15	_	ns
t <sub>AA</sub>	Address to Data Valid	-	15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	_	ns
t <sub>ACE</sub>	CE LOW to Data Valid	_	15	ns
t <sub>DOE</sub>	OE LOW to Data Valid	-	7	ns
t <sub>LZOE</sub>	OE LOW to Low Z [7]	0	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [7, 8]	-	7	ns
t <sub>LZCE</sub>	CE LOW to Low Z [7]	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [7, 8]	-	7	ns
t <sub>PU</sub>	CE LOW to Power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to Power-down	-	15	ns
Write Cycle [9,	10]			
t <sub>WC</sub>	Write Cycle Time	15	_	ns
t <sub>SCE</sub>	CE LOW to Write End	10	_	ns
t <sub>AW</sub>	Address Set-up to Write End	10	_	ns
t <sub>HA</sub>	Address Hold from Write End	0	_	ns
t <sub>SA</sub>	Address Set-up to Write Start	0	_	ns
t <sub>PWE</sub>	WE Pulse Width	9	_	ns
t <sub>SD</sub>	Data Set-up to Write End	9	_	ns
t <sub>HD</sub>	Data Hold from Write End	0	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [8]	_	7	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [7]	3	_	ns

- 6. Test conditions assume signal transition time of 3 ns or less for -15 speed, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 7. At any given temperature and voltage condition,  $t_{\text{HZCE}}$  is less than  $t_{\text{LZCE}}$ ,  $t_{\text{HZOE}}$  is less than  $t_{\text{LZOE}}$ , and  $t_{\text{HZWE}}$  is less than  $t_{\text{LZWE}}$  for any given device.
- 8.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with  $C_L$  = 5 pF as in part (b) of Figure 2 on page 5. Transition is measured  $\pm 500$  mV from steady-state voltage.
- 9. The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 10. The minimum write cycle time for write cycle #3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



### **Switching Waveforms**

Figure 4. Read Cycle No. 1 [11, 12]




Figure 5. Read Cycle No. 2 [12, 13]





Figure 6. Write Cycle No. 1 (WE Controlled) [14, 15, 16]



- 11. <u>Device</u> is continuously selected. <del>OE</del>, <del>CE</del> = V<sub>IL</sub>. 12. <del>WE</del> is HIGH for read cycle.

- 12. We is Filed for feat cycle.
  13. Address valid prior to or coincident with CE transition LOW.
  14. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
  15. Data I/O is high impedance if OE = V<sub>IH</sub>.
  16. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.



### **Switching Waveforms** (continued)

Figure 7. Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled) [17, 18, 19]





Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [19, 20]



<sup>17.</sup> t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of Figure 2 on page 5. Transition is measured ±500 mV from steady-state voltage.

<sup>18.</sup> Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .


<sup>19.</sup> If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.

<sup>20.</sup> The minimum write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

<sup>21.</sup> During this period, the I/Os are in the output state. Do not apply input signals.



# **Typical DC and AC Characteristics**





### **Truth Table**


CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Output disabled	Active (I <sub>CC</sub> )

# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram		Operating Range
15	CY7C199NL-15ZXC	51-85071	28-pin TSOP 1 (Pb-free)	Commercial

Contact your Local Cypress sales representative for availability of these parts


#### **Ordering Code Definitions**





# **Package Diagrams**

Figure 9. 28-pin TSOP 1 (8 × 13.4 × 1.2 mm) Package Outline, 51-85071



51-85071 \*J



# Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal-Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SOJ	Small Outline J-lead
SRAM	Static Random Access Memory
TTL	Transistor-Transistor Logic
TSOP	Thin Small Outline Package
WE	Write Enable

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μs	microsecond			
mA	milliampere			
mW	milliwatt			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Document Title: CY7C199N, 32 K × 8 Static RAM Document Number: 001-06493					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	423877	See ECN	NXR	New data sheet.	
*A	2892510	03/18/2010	VKN	Removed speed bins from the data sheet: 12 ns, 20 ns, 25 ns, 35 ns, and 55 ns. Removed Industrial and Military product information Removed 28-pin (300-Mil) PDIP package Updated Ordering Information table Updated Package Diagram	
*B	3109199	12/13/2010	AJU	Added Ordering Code Definitions.	
*C	3244591	04/29/2011	PRAS	Updated Package Diagrams. Added Acronyms and Units of Measure. Updated in new template.	
*D	4379476	05/14/2014	VINI	Updated Switching Waveforms: Added Note 21 and referred the same note in DATA I/O in Figure 8. Updated Package Diagrams: spec 51-85071 – Changed revision from *I to *J. Updated in new template. Completing Sunset Review.	
*E	4573121	11/18/2014	VINI	Added related documentation hyperlink in page 1.	



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

#### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2006-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.